참고문헌
- International technology roadmap for semiconductors, SIA Report, 1999
- P.J. Restle, K.A. Jenkins, A. Deutsch, and P.W. Cook, 'Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocess,' IEEE J. Solid-State Circuits, Vol. 33, No. 4, pp. 662-665, Apr. 1998 https://doi.org/10.1109/4.663576
-
C. Akrout, et al., 'A 480-MHz RISC microprocessor in a 0.12-
${\mu}m$ Leff CMOS technology with copper interconnects,' IEEE J. Solid-State Circuits, Vol. 33, No. 11, pp. 1609-1616, Nov. 1998 https://doi.org/10.1109/4.726544 - D.W. Bailey and B.J. Benschneider, 'Clocking design and analysis for a 600-MHz alpha microprocessor,' IEEE J. Solid-State Circuits, Vol. 33, No. 11, pp. 1627-1633, Nov. 1998 https://doi.org/10.1109/4.726547
- M.T. Bohr, 'Interconnect scaling-the real limiter to high performance ULSI,' in IEEE Int. Electron Device Meeting Tech Dig., Dec. 1995, pp. 241-244 https://doi.org/10.1109/IEDM.1995.499187
- A. Deutsch, et al., 'When are transmission-line effects important for on-chip interconnects?,' IEEE Trans. Microwave Theory Tech., Vol. 45, No. 10, pp. 1836-1834, Oct. 1997 https://doi.org/10.1109/22.641781
- J.-S. Yim and C.-M. Kyung, 'Reducing cross-coupling among interconnect wires in deep-submicron datapath design,' in Proc. 36th Design Automation Conf., 1999, pp. 485-490 https://doi.org/10.1109/DAC.1999.781364
- H. B. Bakoglu, Circuits, interconnects and packaging for VLSI. New York: Addison-Wesley, 1990
- W.T. Weeks, 'Calculation of coefficients of capacitance of multiconductor transmission lines in the presence of a dielectric interface,' IEEE Trans. Microwave Theory Tech., Vol. MTT-18, No. 1, pp. 35-43, Jan. 1970 https://doi.org/10.1109/TMTT.1970.1127130
- D. Homentcovschi and R. Oprea, 'Analytically determined quasi-static parameters of shielded or open multiconductor microstrip lines,' IEEE Trans. Microwave Theory Tech., Vol. 46, No. 1, pp. 18-24, Jan. 1998 https://doi.org/10.1109/22.654918
- E.A. Dengi, 'Boundary element method macromodels for 2-D hierarchical capacitance extraction,' in Proc. 35th Design Automation Conf., 1998, pp. 218-223
- J. Zheng, Z.-F. Li and X.-N. Qian, 'An efficient solver for the three-dimensional capacitance of the interconnects in high speed digital circuit by the multiresolution method of moments,' IEEE Trans. Advanced Packaging, Vol. 22, No. 1, pp. 9-15, Feb. 1999 https://doi.org/10.1109/6040.746537
- H.-M. How, C.-S. Sheen, and C.-Y. Wu, 'A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM,' IEEE Trans. Electron Devices, Vol. 45, No. 1, pp. 200-205, Jan. 1999 https://doi.org/10.1109/16.658831
- V. Veremey and R. Mittra, 'A technique for fast calculation of capacitance matrices of interconnect structures,' IEEE Trans. Comp. Pack. Manu. Tech-Part B, Vol. 21, No. 3, pp. 241-249, Aug. 1998 https://doi.org/10.1109/96.704934
- A.H. Zemanian, R.P. Tewarson, C.P. Ju, and J.F. Jen, 'Three-dimensional capacitance computations for VLSI/ULSI interconnections,' IEEE Trans. Computer-Aided Design, Vol. 8, No. 12, pp. 1319-1326, Dec. 1989 https://doi.org/10.1109/43.44512
- K. Nabors, S. Kim and J. White, 'Fast capacitance extraction of general three-dimensional structures,' IEEE Trans. Microwave Theory Tech, Vol. 40, No. 7, pp. 1496-1506, Jul. 1992 https://doi.org/10.1109/22.146331
- J.-H. Chern, J. Huang, L. Arledge, P.-C. Li and P. Yang, 'Multilevel metal capacitance models for CAD design synthesis systems,' IEEE Electron Device Letters, Vol. 13, No. 1, pp. 32-34, Jan. 1992 https://doi.org/10.1109/55.144942
- J. Cong, L. He, A.B. Kahng, D. Noice, N. Shirali and S.H.-C. Yen, 'Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology,' in Proc. 34th Design Automation Conf., 1997, pp. 627-632
- N.D. Arora, K.V. Raol, R. Schumann, and L.M. Richardson, 'Modeling and extraction of interconnect capacitance for multilayer VLSI circuits,' IEEE Trans. Computer-Aided Design, Vol. 15, No. 1, pp. 58-67, Jan. 1996 https://doi.org/10.1109/43.486272
- U. Choudhury and A. Sangiovanni-Vincentelli, 'Automatic generation of analytical models for interconnect capacitances,' IEEE Trans. Computer-Aided Design, Vol. 14, No. 4, pp. 470-480, Apr. 1995 https://doi.org/10.1109/43.372374
- T. H. Lee, The Design of CMOS radio-frequency integrated circuits, New York: Cambridge Univ. Press, 1998
- A.E. Ruehli and P.A. Brennan, 'Capacitance models for integrated circuit metalization wires,' IEEE J. Solid-State Circuits, Vol. Sc-10, No. 6, pp. 530-536, Dec. 1975 https://doi.org/10.1109/JSSC.1975.1050654