References
- T. A. Chu, 'Synthesis of Self-timed VLSI Circuits from Graph Theoretic Specifications,' Ph.D. Thesis, Massachusetts Institute of Technology, 1987
- T. H. Y. Meng, R. W. Broderson, and D. G. Messerschmitt, 'Automatic synthesis of asynchronous circuits from high-level specifications,' IEEE Transactions on Computer Aided Design, Vol.8, No.11, pp.1185-1205, Nov. 1989 https://doi.org/10.1109/43.41504
- P. A. Beerel and T. H.-Y. Meng, 'Automatic Gate Level Synthesis of Speed independent Circuits,' Proceedings of International Conference on Computer Aided Design, pp. 581 586, Nov. 1992 https://doi.org/10.1109/ICCAD.1992.279309
- A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanvekbergen, and Yakovlev, 'Basic Gate Implementation of Speed independent Circuits,' In Proceedings of Design Automation Conference, pp. 56 62, Jun. 1994 https://doi.org/10.1145/196244.196275
- V. I. Varshavsky, V. B. Marakhovshy, and V. V. Smolensky, 'Designing self-timed devices using the finite automaton model,' IEEE Design & Test of Computers, Vol.12, No.1, pp.14-23, Spring, 1995 https://doi.org/10.1109/54.350685
- K. J. Lin, C. H. Kuo, and C. S. Lin, 'Synthesis of Hazard-free Asynchronous Circuits Based on Characteristic Graph,' IEEE Transactions on Computers, Vol.46, No.11, Nov. 1997 https://doi.org/10.1109/12.644299
- E. Pastor, J. Cortadella, A. Kondratyev, and O. Roig, 'Structural Methods for the Synthesis of Speed Independent Circuits,' IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol.17, No.11, pp.1108-1129, Nov. 1998 https://doi.org/10.1109/43.736185
- L. Lavagno, K. Keutzer, and A. Sangiovanni Vincentelli, 'Algorithms for Synthesis of Hazard-Free Asynchronous Circuits,' Proceedings of the 28th Design Automation Conference, 1991 https://doi.org/10.1145/127601.127685
- C. J. Myers, T. G. Rokicki, T. H. Y. Meng, 'POSET Timing and Its Application to the Synthesis and Verification of Gate Level Timed Circuits,' IEEE Transactions on Computer Aided Design, 18(6), pp.769-786, June, 1999 https://doi.org/10.1109/43.766727
- S. T. Jung and C. J. Myers, 'Direct Synthesis of Timed Asynchronous Circuits,' Proc. International Conf.Computer-Aided Design (ICCAD), pp.332-337, November, 1999 https://doi.org/10.1109/ICCAD.1999.810670
- 김희숙, 정성태, '시간 제한 조건을 가진 결정성 신호 전이 그래프로부터 비동기 회로의 합성', 정보과학회논문지 : 시스템 및 이론, 제27권, 제2호, pp.216-226, 2000
- K. S. Stevens, S. V. Robinson, and A. L. Davis, 'The Post Office-Communication Support for Distributed Ensemple Architectures,' In Proceeding of 6th International Conference on Distributed Computing Systems, pp. 567 571, 1986
- P. R. Panda and N. Dutt, '1995 High Level Synthesis Repository,' Tech. Rep. 95-04, University of California, Irvine, U.S.A, 1995
- J. Kessels, K. van Berkel, R. Burgess, M. Roncken, and F. Schalij, 'An Error Decoder for the Compact Disc Player as an Example of VLSI Programming,' Tech. Rep., Philips Research Laboratories, Eindhoven, The Netherlands, 1992
- S. M. Nowick, M. E. Dean, D. L. DIII, and M. Horowitz, 'The Design of a High Performance Cache Controller : A Case Study in Asynchronous Synthesis,' Integration, the VLSI Journal, Vol.15, No.3, pp.241-262, Oct. 1993 https://doi.org/10.1016/0167-9260(93)90032-8
- S. M. Nowick, K. Y. Yun, D. L. DIII, 'Practical Asynchronous Controller Design,' in Proc. International Conference on Computer Design(ICCD), pp.341-345, Oct. 1992 https://doi.org/10.1109/ICCD.1992.276285
- T. Murata, 'Petri nets : Properties, Analysis and Applications,' Proceedings of IEEE, Vol.77, No.4, pp.541-580, Apr. 1989 https://doi.org/10.1109/5.24143
- C. J. Myers, T. G. Rokicki, and T. H. Y. Meng, 'POSET timing and its application to the synthesis and verification of gate level timed cirucits,' In IEEE Transactions on CAD, Vol.18 No.6, pp.769-786, Jun. 1999 https://doi.org/10.1109/43.766727
- T. G. Rokicki and C. J. Myers, 'Automatic Verification of Timed Circuits,' In Proceedings of the conference on Computer Aided Verification, Jun. 1994