Simulation of HTS RSFQ A/D Converter and its Layout

고온 초전도 RSFQ A/D 변환기의 시물레이션과 설계

  • Published : 2002.05.01

Abstract

Since the high performance analog-to-digital converter can be built with Rapid Single Flux Quantum (RSFQ) logic circuits the development of superconductive analog-to-digital converter has attracted a lot of interests as one of the most prospective area of the application of Josephson Junction technology. One of the main advantages in using Rapid Sng1e Flux Quantum logic in the analog-to-digital converter is the low voltage output from the Josephson junction switching, and hence the high resolution. To design an analog-digital converter, first we have used XIC tool to compose a circuit schematic, and then studied the operational principle of the circuit with WRSPICE tool. Through this process, we obtained the proper circuit diagram of an 1-bit analog-digital converter circuit. The optimized circuit was laid out as a mask drawing. Inductance values of the circuit layout were calculated with L-meter.

Keywords

References

  1. IEEE Trans. Magn v.25 DC Voltage Multipliers: A novel application of synchronization V. K. Semenov;M.A. Voronova https://doi.org/10.1109/20.92565
  2. Appl. Phys. Lett. v.68 A pulse-driven programmable Josephson voltage standard S. P. Benz;C.A. Hamilton https://doi.org/10.1063/1.115814
  3. IEEE Trans. Inst and Meas v.44 Josephson D/A Converter with Fundamental Accuracy C.A. Hamilton;C.J. Burroujhs;R.L. Kautz
  4. IEEE Trans. Appl. Supercond. v.1 RSFQ Logic/Memosy Family: A new Joesphoson-Junction Technology Digital System K.K.Likharev;V.K.Semanov https://doi.org/10.1109/77.80745
  5. IEEE Trans. Appl. Supercond v.9 Case Study in RSFQ Design: Fast Pipelined parallel Adder P. Bunyk;P. Litskevitch https://doi.org/10.1109/77.783835
  6. IEEE Trans. Appl. Supercond v.11 RSFQ Time Digitizing System Alex F. Kirichenko;Saad Sarwana;Oleg A.;Mukhanov, Igor V. Vernik https://doi.org/10.1109/77.919512
  7. IEEE Trans. Appl. Supercond v.9 High-frequency Clock Operation of Josephson 256-word x 16-bit RAMs Shuichi Nagasawa;Hideaki Numata;Yoshihito Hashimoto;Shuichi Tahara https://doi.org/10.1109/77.783834