A Technique for Analyzing LSI Failures Using Wafer-level Emission Analysis System

  • 발행 : 2001.03.01

초록

Current leakage is the major failure mode of semiconductor device characteristic failures. Conventionally, failures such as short circuit breaks and gate breakdowns have been analyzed and the detected causes have been reflected in the fabrication process. By using a wafer-level emission-leakage failure analysis method (in-line QC), we analyzed leakage mode failure, which is the major failure detected during the probe inspection process for LSIs, typically DRAMs and CMOS logic LSIs. We have thus developed a new technique that copes with the critical structural failures and random failures that directly affect probe yields.

키워드

참고문헌

  1. Y. Higuchi et al, 'Analysis TAT Reduction by Using Emission-leakage Failures Analysis System,' Proc. of ISSM 2000, pp. 269 -272, 2000 https://doi.org/10.1109/ISSM.2000.993665
  2. E. Inuzuka et al, 'Emission analysis of semiconductor or devices from backside of the chip,'Proc. ESREF 92, pp. 269-271, 1992
  3. T. Ishii et al, 'Function Failure Analysis Technology from Backside of VLSI Chip,' Proc. of the 20th ISTFA, pp. 41-47,1994
  4. D. L. Barton et aI, 'Infrared Light Emission From Semi conductor devices,' Proc. of the 22nd ISTFA, pp. 9-17, 1996