Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of Corase Flash Converter Using Floating Gate MOSFET

부유게이트를 이용한 코어스 플레쉬 변환기 설계

  • 채용웅 (계명대학교 전자공학과) ;
  • 임신일 (서경대학교 컴퓨터전자과) ;
  • 이봉환 (대전대학교 정보통신공학과)
  • Published : 2001.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

A programmable A/D converter is designed with 8 N and P channel MOSFETs, respectively. In order to observe linear programmability of the EEPROM device during programming mode, a cell is developed with a 1.2 ${\mu}{\textrm}{m}$ double poly CMOS fabrication process in MOSIS. It is observed that the high resolution, of say 10m Volt, is valid in the range 1.25volts to 2volts. The experimental result is used for simulating the programmable 8 bit A/D converter with Hspice. The A/D converter is demonstrated to consume low power, 37㎽ by utilizing a programming operation. In addition, the converter is attained at the conversion frequency of 333 MHz.

8개의 N과 P채널 EEPROM을 이용하여 A/D 변환기를 설계하였다. 프로그래밍 모드에서 EEPROM의 선형적 저장능력을 관찰하기 위해 MOSIS의 1.2㎛ double-poly CMOS 공정을 이용하여 셀이 제작되었다. 그 결과 1.25V와 2V구간에서 10㎷ 미만의 오차 내에서 셀이 선형적으로 프로그램 되는 것을 보았다. 이러한 실험 결과를 이용하여 프로그램 가능한 A/D 변환기의 동작이 Hspice에서 시뮤레이션 되었으며, 그 결과 A/D 변환기가 37㎼의 전력을 소모하고 동작주파수는 333㎒ 정도인 것으로 관찰되었다.

Keywords

References

  1. van der Ploeg H, Remmers R, 'A 3.3- V, 10-b, 25-MSample/s two-step ADC in 0.35-mu m CMOS,' IEEE Journal of Solid-State Circuits, V.34 N.12 , pp. 1803-1811 Dec. 1999 https://doi.org/10.1109/4.808905
  2. M. Mitsuishi, H. Yoshida, M. Sugawara, Y. Kunisaki, S. Nakamura, S. Nakaigawa, H. Suzuki, 'A Sub-Binary-Weighted Current Calibration Technique for a 2.5V 100MS/s 8bit ADC,' Proceedings of the 24th European Solid-State Circuits Conference, pp. 420-423, Sept. 22, 1998
  3. K. Kusumoto et. al, 'A 10-b 20-Mhz 20-mW Pipelined Interpolating CMOS ADC,' IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1200-1206, Dec. 1993 https://doi.org/10.1109/4.261992
  4. M. Yotsuyanagi et. al., 'A 2 V, 10, 20Msample/s, Mixed-Mode Subranging CMOS A/D Converter,' IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1533-1537, Dec. 1995 https://doi.org/10.1109/4.482202
  5. D. J. Allstot, 'A Precision Variable-Supply CMOS Comparator', IEEE J. Solid-State Circuits, vol. sc-17, no 6, pp. 1080-1087, Dec. 1982
  6. Y, Y. Chai et. al., 'A 2x2 Analog Memory Implemented with a Special Layout Injector,' IEEE J. Solid-State Circuit, vol. 31, no. 6, pp. 856-859, Jun. 1996 https://doi.org/10.1109/4.509874
  7. A. Thomsen et al., 'A floating-gate MOSFET with tunnelling injector fabricated using a standard double-polysilicon CMOS process', IEEE Electron Device Lett., vol.12, no.3, pp.111-113, Mar. 1991 https://doi.org/10.1109/55.75728
  8. Chai, Y.Y. and L.G. Johnson(1993). 'Floating gate MOSFET with reduced programming voltage,' Electronics Letters, pp. 1536-1537