A Study on the Built-In Self-Test for AC Parameter Testing of SDRAM using Image Graphic Controller

Sangbong Park*, Nhokyung Park**, Sanghun Kim***

*Dept. of Information & Telecommunication Engineering Semyung Univ. **Dept. of Information & Telecommunication Engineering Hoseo Univ. ***Control & Measurement Engineering Han kyung Univ. (Received 5 October 2000 ; revised 26 January 2001 ; accepted 7 February 2001)

Abstract

We have proposed BIST method and circuit for embedded 16M SDRAM with logic. It can test the AC parameter of embedded 16M SDRAM using the BIST circuit capable of detecting the address of a fail cell installed in an Merged Memory with Logic(MML). It generates the information of repair for redundancy circuit. The function and AC parameter of the embedded memory can also be tested using the proposed BIST method. It is possible to test the embedded SDRAM without external test pin. The total gate of the BIST circuit is approximately 4,500 in the case of synthesizing by 0.25µm cell library and is verified by Verilog simulation. The test time of each one AC parameter is about 200ms using 2Y-March 14N algorithm.

Keywords : BIST, SDRAM, MML, Verilog classification scheme: 1-6, 1-7

I. Introduction

In general, system used for information and communication includes memory devices and logic devices for control, operation and interface function. In conventional system, the logic devices and the memory devices are separate. However, as the need for low cost systems increases, together with developments in a semiconductor design and fabrication technology, research has been conducted into a single semiconductor chip containing both logic devices and memory devices. Actually, technology of integrating a logic semiconductor device and a small capacity, SRAM in a single chip is conventional. However, recently much research has been conducted into the technology of integration a DRAM, particularly, a common EDO (Extended Data Out) DRAM or SDRAM (Synchronous DRAM) having a large capacity from 1Mbit to 32Mbit, with devices in a single chip. As the semiconductor device is advanced to integrated system on a chip such as MML (Merged Memory with Logic) or embedded DRAM, it is impossible to connect every internal pad for voltages or signals related to embedded memory with external pin, because of the embedded memory has been tested by a direct access method[2][3][4]. According to the direct access method, a tester can directly access the memory in a test mode, such that the tester generates an address, test input and control signal according to a memory test algorithm, compares the test input with data output, thereby testing

Corresponding author: Nhokyung Park(nkpark@office.hoseo.ac.kr) Hoseo University, Asan 336-795, Chungnam, Korea

the memory. According to this method, a multiplexer is inserted into an input port of the memory and the input selected in a test mode is connects to 10 pins. However, the direct access method has the disadvantage that the number of test pins is too many, and delay from the output of the memory to the final pad changes the measured value. Thus, it is difficult to accurately obtain the AC parameter of the memory. Also it is impossible to test the parameters at the real clock rate of 100Mb because of the memory tester limitation. The functions and AC parameter of the embedded memory can also be tested using a BIST (Built-In Self-Test) method. In the BIST method, a BIST circuit is installed in an MML interface circuit. The merit of this method is that the functions of the memory are measured at the real clock rate by using a logic tester. However, the BIST method shows the result of whether or not the memory has failure as only one bit. Thus, it is difficult to detect the row and column addresses of the fail cell, so the application of a redundancy circuit is impossible. Also, because the fail test is performed on all the cells by using a read/write/read pattern composed of a single test parameter, it is impossible to analyze which AC parameter has no margin[5][6].

We present a BIST circuit capable of testing 16M Synchronous DRAM installed in a MML with multiple AC parameters. It is another objective to provide a BIST circuit capable of detecting the address of a fail cell of a 16M Synchronous DRAM installed in an MML. The proposed idea using the 16M Synchronous DRAM is different from the circuit of described in Chintsun et al., which has the BIST circuit using the 1M EDO DRAM[1].

Table 1		Features	of	the	16M	Sync	DRAM.
---------	--	----------	----	-----	-----	------	-------

are Name	Features					
Operation	Dual bank,synchronous					
Power	6pairs of 3.3V and Ground					
In/Output	x64 separate input and output					
Address	512row/256column					
Refresh	Auto and self refresh					
Refresh	1024cycle/16ms					
cycle	(512cycles/bank)					
CAS latency	2 only					
Burst length	1 only					
Clock cycle	100MHz					
Loading	2.0pF					

256K	256K	256K	256K	, Do		Lit.	Decod.	256K	256K	256K	256K
1M Celi Array			r. De	Bank B Sontrol Circuit	Circi	Row Addr. De					
IM Cell Array					Addr		ntrol	IM Cell Array			
				Row			ට්	1M Cell Array			
4M Cell Array			Row Addr. Decod.	Bank B	Control Circuit	Row Addr. Decod.	4M Cell Агтау			ý	
Colun	nn Add	ress D	ecoder					Colun	ın Add	ress D	ecode
I∕O Se	ense Ai	mplifie	r,Writ	e D	rive	r,R	.ow	/Colun	nn Add	ress C	ontrol

Figure 1. Embedded 16M SDRAM architecture.

II. The Proposed BIST Method

2.1 16Mbit SDRAM Specification

Table 1 shows some interesting features of 16M SDRAM for explaining the proposed BIST circuit. It has the organization of 512 Rows, 256 Column, 2 Banks and 64 IO[7].

Figure 1 shows the 16M SDRAM core architecture that has the 2 banks, each organized 8M array and 512 row, 256 column decoder. This 16M SDRAM core has been modified for better performance and optimized specially for embedded DRAM and logic products. The separate data Input/Output and non-multiplexer row and column address are implemented. The basic timing and AC/DC parameters are based on existing 100Mb Synchronous DRAM. An initial pause of $20\mu_S$ is required after power-up followed by reset.

Table	2.	AC	parameter	of	16M	Sync	DRAM.
-------	----	----	-----------	----	-----	------	-------

Parameter	Symbol	Same Bank	Different Bank	Unit	
Row Active to Row Active delay	taad	-	20	ns	
RASB to CASBdelay	teco	30	-	ns	
Row Precharge time	tee	30	-	ns	
Row Active time	tras	60	-	ns	
Row cycle time	t _{BC}	90	_	ns	
Last data into new column address delay	tan.	10	-	пs	
Column address to column address delay	tcco	10	10	ns	

Table 2 lists the operating AC parameters for the same or different bank[8]. The CAS latency of the embedded SDAM is 2. If clock rising time is longer than 1_{NS} , (tr/ /2-0.5) ns should be added to the parameter. For embedded 16 M SDRAM, which has no pin count limitation, DIN and DOUT separated.

2.2 The Proposed BIST and Function

Figure 2 shows the proposed Built In Self Test circuit, the interface circuit and the embedded 16M SDRAM. It comprises a BIST block generating a predetermined BIST information signal in response to an external clock signal TCLKT and a logic information signal output from the logic circuit, in a normal mode. The BIST block detects the fail address by comparing data written to the memory with data output from the memory[11].

The BIST circuit consists of a BIST information signal generator for outputting input data and control signal to the memory via the switch multiplexer and a expected/real DOUT comparator for comparing the input data generated by the BIST information signal generator, with real output data read from the memory.

In the Figure 2, the input MUX provides the memory with a signal generated by the logic clock signal in the normal mode and a signal generated by the BIST information signal in the BIST mode. The switch 2X1 multiplexer array circuit portion includes a clock MUX and an input data MUX. The clock MUX receives a logic clock signal TCLKL generated by a logic circuit and an external clock signal.

III. Implementation

The proposed BIST circuit includes a BIST information signal generating portion, and address generating block, a comparator, a fail address indicating block and refresh counter on Figure 3.

In the Figure 3, the BIST information signal generating block includes a BIST controller and a data generator. The BIST controller outputs input data DIN[63:0] and a control signal to the memory via the input 2X1 MULTIPLEXER ARRAY CIRCUIT in response to the external clock signal TCLKT and the BIST mode direct signal, in the BIST mode. The data generator output the same data as the input data DIN[63:0] generated by the BIST controller to the comparator. The BIST portion generates a BIST information signal in the BIST mode, which includes a row address ROWADDR[8:0], a column address COLADDR[7:0], row




Figure 2. Embedded SDRAM connected to the proposed BIST circuit.




Figure 3. The proposed BIST circuit.

strobe signals RASB a and RASB b of first and second banks, column strobe signals CASB a and CASB b, write enable WEB a and WEB b and input data DIN[63:0]. The BIST block compares data DIN[63:0] to be written to the memory with data DOUT[63:0] output from the memory, thereby detecting the address of a fail bank and an AC parameter causing the failure. The address generating block outputs the addresses ROWADDR[8:0] and COLADDR[7:0] to the input MUX while communicating with the BIST information signal generator. The address generating block includes a stage counter. The stage counter directs change in mode for writing data to the memory or reading data from the memory. For example, test data is written to all addresses in a stagte 0, and the content of the addresses is read at a stage 1 by increasing the address number. Then, a determination of whether or not the content of the address is the same as the test data written in the stage 0, and a test data bar is written to the same address. Then, the same steps are repeated to the next address. The test data bar is read from each address in a stage 2 by decreasing the address number, and then the read test data bar is checked to determine whether or not the read test data bar is the same as the written test data. The test data is the written, and the pattern is read in the address.

The pattern is read from each address in a stage 3 and then it is determined the read pattern is the same as the pattern written in the stage 2. During the above steps, it can be detected the memory is in failure or not. The address counter designates an address by sequentially increasing or decreasing the address number of the memory. The comparator compares the output signal of the data generator with an output signal DROUT[63:0] output from the memory to generate a fail indication signal ERROR indicating the memory is in failure. That is, if failure occurs in the memory, the fail indication signal ERROR goes to 1 and otherwise the fail indication signal ERROR is 0. The fail address indicating block stores the address of the memory of which the input data and the output data are different. Also, the fail address indicating block includes a clock counter and a clock number register. The clock counter counts the number of clock cycles until an error is detected in memory.




Figure 4. Flowchart of the proposed BIST circuit.

The clock number register stores the number of clock cycles counted by the clock counter. The values stored in the clock number register are output in series after the test, as a redundancy information signal REDUN. The refresh counter counts the number of refreshes of the memory in a refresh mode while communicating with the BIST information signal generator.

Figure 4 is a flow chart illustrating a BIST method using the BIST circuit according to the paper. First, in step 301, a plurarity of banks are tested by an interleaving method (step 303) in order to determine the memory has failure (step 305). If it is determined in the step 301 that the memory has a fail bank, in step 307, AC parameters of each bank are tested by the bank-by-bank method under the minimum margin condition (step 309), to test whether or not the memory has failure (step 311).

If it is determined in the step 307 that the memory has a fail bank, in step 313, all AC parameters are tested by the bank-by-bank method under the maximum margin condition (step 315), to test whether or not the memory has failure (step 317). Then, if the memory has no failure, each AC parameter is tested under different constrained conditions (step 319), and the corresponding constrained condition where the failure is detected is recognized to




Figure 5. Timing digram of the bank-by-bank test method.

reveal the particular constrained condition under which failure occurs (step 321). In step 323, if it is determined in the step 301 that the memory has no fail bank, the memory is determined to be good (step 325). Also, if it is determined in the step 307 that the memory has no fail bank, the memory is determined to cause failure in the interleave read/write condition (step 327). If the memory is determined to have failure in the step 313, it is determined that the memory does not operate normally at a real operation rate (step 329).

Figure 5 is a timing diagram illustrating the example of the bank-by-bank test method used in the test of the Figure 3. First, t_{RC} , t_{RAS} , t_{RCD} , t_{RP} and t_{CCD} are set to minimum margin values. t_{RC} represents a time interval from a bank active time to the next bank active time, t_{RAS} represents a time interval from the bank active time to a bank precharge time, t_{RCD} represents a time interval from the bank active time till a bank read command is generated, and a t_{RP} represents a time interval from the bank precharge time to the bank active time. The AC parameters are tested in the above minimum conditions to test whether or not the memory has failure. If there is no failure, it is determined that failure of the memory occure in the interleave condition. Also, if an error is detected in this mode, the




Figure 6. The part of Verilog simulation result.

AC parameters for each bank are tested by setting t_{RC}, t_{RAS}, t_{RCD}, t_{RP} and t_{CCD} to their margin value. If failure is detected under this test condition, it is determined that the 16M SDRAM installed in the MML cannot operate normally at a real operation rate such as 100Mb. If it is determined that the memory has no failure after the test of each AC parameter under the maximum margin conditions, more testing is performed by changing the conditions again. That is, t_{RP} is set to the minimum margin and the margins of the other parameters are set by adding a margin of 1 or more clock cycles to the minimum margin. If there is no failure in the case of this test mode, it is determined that the t_{RP} characteristics satisfies the conditions of a specification. According to the above method, it can be determined whether or not each AC parameter such as t_{RC}, t_{RAS}, t_{RCD}, t_{RP} and t_{CCD} satisfies the specification of the AC characteristics. The test on each parameter is performed by sequentially increasing or decreasing the address number, and the address having an error is stored in the clock number register of Figure 3. Also, after the test is completed, the value stored in the clock number register is output as redundancy information for restoring the fail SDRAM[10].

The proposed BIST architecture described has been verified on Verilog RTL(Register TransferLevel) language. We used the test algorithm of 2 Y-March 14N which is the Y-March 14N with internal checker board and with 5&A pattern. The test module consists of the 16M SDRAM model and the proposed BIST circuit with Verilog Register Transfer Language description. The size of the BIST circuit is about 4500 gates when synthesis this behavioral model using the .25µm 1poly 4 metal STD100 CMOS cell library. The test time of the proposed BIST circuit is approximately 200ms in the case of no AC parameter error for interleaving read/write test pattern. We made the error of the each AC parameters on the 16M SDRAM model step by step, then check the result of ERROR on the Figure 4 and output the REDUN which reports the address location of the fail bit cell. Figure 6 is the part of the Verilog simulation results. In this figure, the SDRAM has the error of t_{RC} AC parameter on the specific address. The result of the total simulation is the same of the expected output on the Verilog simulator.

IV. Conclusion

We have proposed BIST method and circuit for embedded 16M SDRAM with logic. It can test the AC parameter of embedded 16M SDRAM using the BIST circuit. This BIST design is based on the embedded 16M dual bank Synchronous DRAM. We present a BIST circuit capable of testing 16M Synchronous DRAM installed in a MML with multiple AC parameters. The functions and AC parameter of the embedded memory can also be tested using the proposed BIST method. In the future, it will design on an implementation of this circuit using 0.25um design rule and verify the result of Verilog simulation. While this paper has been illustrated and described with reference to a 16M 2-bank SDRAM.

References

- Chih-Tsun Huang, Jing-Reng Huang, Chi-Feng Wu, "A Programmable BIST Core for Embedded DRAM", IEEE Design & Test of Computers, Vol. 16, No. 1, Jan-Mar 1999.
- Shinji Miyano, Katsuchhiko Sato and Kenji Numata, 'Universal Test Interface for Embedded DRAM Testing", IEEE Design & Test of Computers, Vol.16, No.1, pp.53-58, Jan-Mar 1999.
- Subramana S. Iyer, "Embedded DRAM Technology: opportunities and challenges", IEEE Spectrum, Vol.36, No.4, pp.56-64, April 1999.
- Yervant Zorian, "Testing the monster chip", IEEE Spectrum, Vol.36, No.7, pp.34-44, July 1999.
- S.Hellebrand, "Error Detecting Refreshment for Embedded DRAMs", Proceeding of the 1999 17th IEEE VLSI Test Symposium, April 1999.
- J. Dreibelbis, John Barth, Howard Kalter and Rex Kho, "Processor-Base Built-In Self-Test for Embedded DRAM", IEEE J. Solid-State Circuits, Vol.33, No.11, pp.1731-1740, November 1998.
- Samsung Electronics, ASIC STD90 Design Manual Preliminary, April 1998.
- 8. Samsung Electronics, Sync DRAM Data Book, Jan 1998.

(Profile)

Sangbong Park



Sangbong Park received Ph.D degree in Electronics from Korea University, 1992.

From 1992.3 to 1999.2 he worked as a sentor engineer in Samsung Electronics.

Since 1999. 3, he has been Professor in Information & Communication Engineering, Senyung University, Jecheon, Korea. His current research is IT ASIC.

Nhokyung Park



Nho Kyung Park received the B.S., M.S. and Ph.D. degrees in Electronics from Korea University, Korea, in 1984, 1986 and 1980, respectively. From 1999.3 to 2000.2, he worked as a Visiting Professor in ECE at Oregon State University. Since April 1988, he has been Professor in Information & Communication Engineering, Hoseo University, Asan, Korea. His current research interests include Audio/Video compensation and estimation and Audio/Video Chip Design.

• Sanghun Kim



Sanghun Kim received Ph.D degree in Electronics from Korea University, 1999.

From 1989 to 1994 he worked as a senior engineer in LG. Since 1999. 3, he has been Professor in Control & Measurement Engineering, Han kyung, Ansung, Korea. His current research is Image Processing.