References
- D. Gajski, N. Dutt, A. Wu, and S. Lin, High level Synthesis Introduction to chip and System Design), Kulwer Academic Publishers, 1992
- R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni Vincente, Logic Minimizaiton Algorithms for VLSI Synthesis, Kulwer Academic Publishers, 1984
- R. K. Brayton, R. Rudell, A. L. Sangiovanni Vincente, and A. R. Wang, 'MIS : A Multiplelevel Logic Optimization systems, ' IEEE Transactions on Cmputer Aided Design of Intergrated Circuits and Systems, Vol. CAD-6, pp. 1062-1082, 1987
- J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, and Y. Watanabe, 'A Delay Model for logic Synthesis of Continuously Sized networks' Proc. of IEEE International Conference on Computer-Aided Design, pp. 458-462, 1995 https://doi.org/10.1109/ICCAD.1995.480156
- S. S. Sapatnekar and W. Chuang, 'Power vs.Delay in Gate Sizing : Conflicting Objectives?,' Proc. of IEEE international Conference on Computer Aided Design, pp. 463-466, 1995 https://doi.org/10.1109/ICCAD.1995.480157
- M. Potkonjak and J. Rabaey, 'Maximally Fast and Arbitrarily Fast implementation of Linear Computations,' Proc. of IEEE International Conference on Computer Aided Design), pp. 304-308, 1992
- D. Lobo and B. Pangric, 'Redundant Operation Creation : A Scheduling Optimlzation Technique,' Proc. of Design Automation Conference, pp. 775-778, 1991
- A. Nicolau and R. Potasma, 'Incremental Tree Height Reduction for high level Synthesis,' Proc. of Design Automation Conference, pp. 770-774, 1991
- R. Hartley and A. E. Casavant, 'Tree Height Minimization in pipelined Architectures,' Proc. of IEEE International Conference on Computer Aided Design, pp. 112-115, 1989 https://doi.org/10.1109/ICCAD.1989.76916
- R. Hartley and A. E. Casavant, 'Optimized Pipelined Networks of Associative and Computative Operators,' IEEE Transactions on Computer Aided Design of integrated Circuits and Systems, Vol. 13, No. 11, November 1994
- K. K. Parhi, 'High Level Algorithm and Architecture Transformations for DSP Synthesis,' Journal of VLSI Signal Processing, No. 9. pp. 121-143, 1995 https://doi.org/10.1007/BF02406474
- M. Janssens, F. Catthoor, H. De Man, 'A Specification Invariant Technique for Regularity Improvement between Flow Graph Clusters,' Proc.of European Design Automation Conference, pp. 138-143, 1996 https://doi.org/10.1109/EDTC.1996.494139
- N. Weste and K. Eshraghian, Principles of CMOS VLSI Design - A Systems perspective, Addition-Wesley Publishers, 1985
- T. Kim, W. Jao, and S. Tjiang, 'Circuit Optimization using Carry Save Adder Cells,' IEEE Transactions on Computer Aided Design of integrated Circuits and Systems, Vol. 17, No. 10, pp. 974-984, Oct. 1998 https://doi.org/10.1109/43.728918
- Synopsys Inc., Design Compiler Manual, 1998
- P. Paulin and J. Knight, 'High level Synthesis Benchmark Results using a Global Scheduling Algorithm,' Logic and Architecture Synthesis for Silicon compilers, North-Holland, pp. 211-228, 1898
- A. C. Parker, J. Pizarro, and M. J. Mlinar, 'MAHA : A Program for Datapath Synthesis,' Proc. of IEEE Design Automation Conference, pp. 461-466, 1986
- Synopsys Inc., Behavioral Compiler Manual, 1998