References
- Amelia Shen, Abhijit Chosh, Srinivas Devadas and Kurt Keutzer, On Average Power Dissipation and Random Pattern Testability of CMOS Combinational Logic Network, in Proceedings of the 1992 IEEE/ACM International Conference of Computer-Aided Design, pp.402-407, November 1992 https://doi.org/10.1109/ICCAD.1992.279338
- Sachin S. Sapatnekar and Weitong Chuang, Power vs Delay in Gate Sizing : conflicting Objectives?, in Proceedings of the1995 IEEE/ACM International Conference of Computer-Aided Design, pp.463-466, 1995 https://doi.org/10.1109/ICCAD.1995.480157
- Manjit Borah, Robert Mochael Owens and Mary Jane Irwin, Transistor sizing for Minimizing Power consumption of CMOS Circuits under Delay constraint, in Proceedings of the 1995 International Symposium on Low Power Design, pp.167-172, 1995 https://doi.org/10.1145/224081.224111
- D. Sheng Chen and M. Sarrafzadeh, An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing, in Proceedings of the 33rd Design Automation Conference, pp.783-788, June 1996 https://doi.org/10.1145/240518.240666
- M. Hashimoto, H. Onodera and K. Tamaru, A Power Optimization Method Considering Glitch Reduction by Gate Sizing, in Proceedings of the International Symposium on Low Power Design, pp.221-226, August 1998 https://doi.org/10.1145/280756.280907
- N. Hedenstierna and K. Jeppson, CMOS Circuit Speed and Buffer Optimization, IEEE Transaction on Computer-Aided Design, Vol. 6, No. 2, pp.270-281, March 1987 https://doi.org/10.1109/TCAD.1987.1270271
- J. Kim, C. Bamji, Y. Jiang and S. Sapatnekar, Concurrent Transistor Sizing and Buffer Insertion by Considering Cost-Delay Tradeoffs, in Proceedings of the International Symposium on Physical Design, pp. 130-135, April 1997 https://doi.org/10.1145/267665.267703
- E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R.K. Brayton and A. L. Sangiovanni-Vincentelli. SIS : A System for sequential circuit synthesis, Technical Report UCB/ERL M92/41, Electronics Research Lab. University of California at Berkeley, 1992
- F. Najm, Transition Density, A New Measure of Activity in Digital Circuits, IEEE Transaction on Computer-Aided Design, Vol.10, No 4, pp.310-323, February 1993 https://doi.org/10.1109/43.205010
- H. Mehta, M. Borah, R. M. Owens and M. J. Irwin, Accurate Estimation of Combinational Circuit Activity, in Proceedings of the 32nd IEEE/ACM Design Automation Conference, pp.618-622, June 1995 https://doi.org/10.1145/217474.217599
- C-S. Ding, C-Y. Tsui and M. Pedram, Gate-level power estimation using tagged probabilistic simulation, IEEE Transaction on Computer-Aided Design, Vol. 17, No 11, pp. 1099-1107, November 1998 https://doi.org/10.1109/43.736184
- R. Burch, F. Najm and T. Trick, McPOWER : A Monte Carlo approach to power estimation, in Proceedings of the 1992 IEEE/ACM International conference on Computer-Aided Design, pp. 90-97, November 1992 https://doi.org/10.1109/ICCAD.1992.279392