References
- IEEE J. Solid-State Circuits v.31 no.12 Single-Chip 4 500-MBCMOS Transceiver A.X.Widmer(et al.)
- IEEE Custom Integrated Circuits Conference An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling S.Kim(et al.)
- IEEE Journal of Solid-State Circuits v.SC-27 A PLL Clock Generator with 5 to 100 MHz of Lock Range for Microprocessors I.A.Young(et al.)
- ISSCC Digest of Technical Papers A 640MB/s Bi-Directional Data Strobed, Double-Data-Rate SDRAM with a 40mW DLL Circuit for a 256MB Memory System C.Kim(et al.)
- IEEE Journal of Solid-State Circuits v.28 no.12 Application Specific CMOS Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise R.Senthinatha(et al.)
- IEEE Trans. VLSI system v.3 no.1 Bus-Invert Coding for Low-Power I/O M.R.Stan(et al.)
- Symposium on VLSI Circuits Digest of Technical Papers A 50% Noise Reduction Inerface Using Low-Weight Coding K.Nakamura(et al.)
- IEEE Trans CPMT-PART B v.19 Accurate Simultaneous Switching Noise Estimation Including Velocity saturation Effect S.R.Vemuru
- HSPICE User's Manual Avant!
- IEEE Trans CPMT v.19 no.2 Estimating Crosstalk in Multiconductor Transmission Lines C.Gordon;K.M.Roselle
- Circuits, Interconnections, and Packaging for VLSI H.B.Bakoglu
- Maxwell 2D Parameter Extractor User's Reference Ansoft Corp
- ISSCC Digest of Technical Papers A CMOS 160Mb/s Phase Modulation I/O Interface Circuit Kazutaka,Nogami(et al.)
- 전자공학회논문집 v.36 D편 no.1 CTR 코드를 사용한 I/O 핀 수를 감소 시킬 수 있는 인터페이스 회로 김준배;권오경