대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

저전압 DRAM 회로 설계 검토 및 제안

Reviews and proposals of low-voltage DRAM circuit design

  • 발행 : 2001.04.01

⟨ 이전 논문 다음 논문 ⟩

초록

반도체 소자가 소형화 되면서 소자의 신뢰성을 유지하고 전력 소모를 줄이기 위해 기가-비트 DRAM의 동작 전압은 1.5V 이하로 줄어들 것으로 기대된다. 따라서 기가-비트 DRAM을 구현하기 위해 저전압 회로 설계 기술이 요구된다. 이 연구에서는 지금까지 발표된 저전압 DRAM 회로 설계 기술에 대한 조사결과를 기술하였고, 기가-비트 DRAM을 위해 4가지 종류의 저전압 회로 설계 기술을 새로이 제안하였다. 이 4가지 저전압 회로 설계 기술은 subthreshold 누설 전류를 줄이는 계층적 negative-voltage word-line 구동기, two-phase VBB(Back-Bias Voltage) 발생기, two-phase VPP(Boosted Voltage) 발생기와 밴드갭 기준전압 발생기에 대한 것인데, 이에 대한 테스트 칩의 측정 결과와 SPICE 시뮬레이션 결과를 제시하였다.

키워드

참고문헌

  1. IEEE. J. Solid-State Circuits v.26 An Experimental 1.5-V 64-Mb DRAM Y.Nagagome(et al.)
  2. IEICE Transactions v.E74 Reviews and Prospects of DRAM Technology Y.Nakagome(et al.)
  3. IEEE. J. Solid-State Circuits v.30 Low Voltage Circuit Design Techniques for Battery-Operated and/or Giga-Scale DRAM's T.Yamagata(et al.)
  4. IEEE. J. Solid-State Circuits v.29 An Experimental 256-Mb DRAM with Boosted Sense-Ground Scheme M.Asakura(et al.)
  5. IEEE. J. Solid-State Circuits v.31 A 29-ns 64-Mb DRAM with Hierarchical Array Architecture M.Nakamura(et al.)
  6. IEEE. J. Solid-State Circuits v.28 Subthreshold Current Reduction for Decoded-Driver by Self-Reverse Biasing T.Kawahara(et al.)
  7. Symp. VLSI Technology, Dig. Tech. Papers SUBTHRESHOLD-CURRENT REDUCTION CIRCUIT FOR MULTI-GIGABIT DRAM'S T.Sakata(et al.)
  8. Symp. VLSI Technology, Dig. Tech. Papers A Circuit Technology for Sub-10ns ECL 4Mb BiCOMS DRAMs T.Kawahara(et al.)
  9. IEEE. J. Solid-State Circuits v.24 A 45-ns 16-Mbit DRAM with Triple-Well Structure S.Fujii(et al.)
  10. IEEE. J. Solid-State Circuits v.32 A 256-Mb SDRAM Using a Register-controlled Digital DLL A.Hatakeyama(et al.)
  11. IEEE. J. Solid-State Circuits v.29 A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's T.Ooishi(et al.)
  12. IEEE. J. Solid-State Circuits v.32 Analysis and Prevention of DRAM Latch-Up During Power-On Y.H.Kim(et al.)
  13. IEEE. J. Solid-State Circuits v.29 An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5-V DRAMs Y.Tsukikawa(et al.)
  14. IEE Electronics Letters v.34 Two-Phase Back-Bias Voltage Generator for Low-Voltage Gigabit DRAMs Y.H.Kim(et al.)
  15. IEEE. J. Solid-State Circuits v.33 A High-Efficiency CMOS Voltage Doubler P.Favrat(et al.)
  16. IEICE Trans. on Electronics v.E83-C Two-Phase Boosted Voltage Generator for Low-Voltage Giga-bit DRAMs Y.H.Kim(et al.)
  17. IEICE Trans. on Electronics v.E82-C Fully On-Chip Current Controlled Open-Drain Output Driver for High-Bandwidth DRAMs Y.H.Kim(et al.)
  18. IEEE. J. Solid-State Circuits v.25 A Tunable CMOS DRAM Voltage Limiter with Stabilized Feedback Amplifier M.Horiguchi(et al.)
  19. IEEE. J. Solid-State Circuits v.34 A CMOS Bandgap Reference Circuit with Sub-1V Operation H.Banba(et al.)
  20. submitted for possible publication in the IEEE. J. Solid-State Circuits A Temperature-and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-BandWidth DRAMs Y.H.Kim(et al.)