참고문헌
- IEEE. J. Solid-State Circuits v.26 An Experimental 1.5-V 64-Mb DRAM Y.Nagagome(et al.)
- IEICE Transactions v.E74 Reviews and Prospects of DRAM Technology Y.Nakagome(et al.)
- IEEE. J. Solid-State Circuits v.30 Low Voltage Circuit Design Techniques for Battery-Operated and/or Giga-Scale DRAM's T.Yamagata(et al.)
- IEEE. J. Solid-State Circuits v.29 An Experimental 256-Mb DRAM with Boosted Sense-Ground Scheme M.Asakura(et al.)
- IEEE. J. Solid-State Circuits v.31 A 29-ns 64-Mb DRAM with Hierarchical Array Architecture M.Nakamura(et al.)
- IEEE. J. Solid-State Circuits v.28 Subthreshold Current Reduction for Decoded-Driver by Self-Reverse Biasing T.Kawahara(et al.)
- Symp. VLSI Technology, Dig. Tech. Papers SUBTHRESHOLD-CURRENT REDUCTION CIRCUIT FOR MULTI-GIGABIT DRAM'S T.Sakata(et al.)
- Symp. VLSI Technology, Dig. Tech. Papers A Circuit Technology for Sub-10ns ECL 4Mb BiCOMS DRAMs T.Kawahara(et al.)
- IEEE. J. Solid-State Circuits v.24 A 45-ns 16-Mbit DRAM with Triple-Well Structure S.Fujii(et al.)
- IEEE. J. Solid-State Circuits v.32 A 256-Mb SDRAM Using a Register-controlled Digital DLL A.Hatakeyama(et al.)
- IEEE. J. Solid-State Circuits v.29 A Well-Synchronized Sensing/Equalizing Method for Sub-1.0-V Operating Advanced DRAM's T.Ooishi(et al.)
- IEEE. J. Solid-State Circuits v.32 Analysis and Prevention of DRAM Latch-Up During Power-On Y.H.Kim(et al.)
- IEEE. J. Solid-State Circuits v.29 An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5-V DRAMs Y.Tsukikawa(et al.)
- IEE Electronics Letters v.34 Two-Phase Back-Bias Voltage Generator for Low-Voltage Gigabit DRAMs Y.H.Kim(et al.)
- IEEE. J. Solid-State Circuits v.33 A High-Efficiency CMOS Voltage Doubler P.Favrat(et al.)
- IEICE Trans. on Electronics v.E83-C Two-Phase Boosted Voltage Generator for Low-Voltage Giga-bit DRAMs Y.H.Kim(et al.)
- IEICE Trans. on Electronics v.E82-C Fully On-Chip Current Controlled Open-Drain Output Driver for High-Bandwidth DRAMs Y.H.Kim(et al.)
- IEEE. J. Solid-State Circuits v.25 A Tunable CMOS DRAM Voltage Limiter with Stabilized Feedback Amplifier M.Horiguchi(et al.)
- IEEE. J. Solid-State Circuits v.34 A CMOS Bandgap Reference Circuit with Sub-1V Operation H.Banba(et al.)
- submitted for possible publication in the IEEE. J. Solid-State Circuits A Temperature-and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-BandWidth DRAMs Y.H.Kim(et al.)