참고문헌
- A. Choudhary and S. Ranka, Parallel Processing for Computer Vision and Image Understanding, IEEE Computer, Vol. 25, No. 2, pp. 7-11, 1992
- B. Wah, et al., Report on Workshop on High Performance Computing and Communications for Grand Challenge Applications: Computer Vision, Speech and Natural Language Processing, and Artificial Intelligence, IEEE Tr. on Knowledge and Data Engineering, Vol. 5, No. 1, pp. 138-154, 1993 https://doi.org/10.1109/69.204098
- V. Kumar, Parallel Architectures and Algorithms for Image Understanding, Academic Press, 1991
- C. Weems, Architectural Requirements of Image Understanding with respect to Parallel Processing, IEEE Proceedings, Vol. 79, No. 4, pp. 537-547, 1991 https://doi.org/10.1109/5.92046
- C. Weems, et al., Parallel Processing in the DARPA Strategic Computing Vision Programs, IEEE Expert, Vol. 6, No. 5, pp. 23-38, 1991 https://doi.org/10.1109/64.97789
- C. Wang, P. Bhat, and V. Prasanna, High Performance Computing for Vision, IEEE Proceedings, Vol. 84, No. 7, pp. 931-946, 1996 https://doi.org/10.1109/5.503296
- D. Culler, J. Singh, and A. Gupta, Parallel Computer Architecture A Hardware/Software Approach, Morgan Kaufmann, Pub., 1998
- M. Slater, The Microprocessor Today, IEEE Micro, Vol. 16, No. 6, pp. 32-45, 1996 https://doi.org/10.1109/MM.1996.546563
- D.Wall, Limits of Instruction Level Parallelism, WRL Research Report, Digital Western Research Laboratory, 1993
- J. Wilson, Challenges and Trends in Processor Design, IEEE Computer, Vol. 31, No. 1, pp. 39-50, 1998 https://doi.org/10.1109/2.641976
- S. Egger, et al., Simultaneous Mutithreading: A Platform for Next-Generation Processor, IEEE Micro, Vol. 17, No. 5, pp. 12-19, 1997 https://doi.org/10.1109/40.621209
- B. Nayfe, L. Hammond, and K. Olukotun, Evaluation of Design Alternatives for Multiprocessor Microprocessor, Proc. of Intl Symp. on Computer Architecture, pp. 66-77, 1996 https://doi.org/10.1109/ISCA.1996.10017
- L. Hammond, et al., A Single-Chip Multiprocessor, IEEE Computer, Vol. 30, No. 9, pp. 79-85, 1997 https://doi.org/10.1109/2.612253
- S. Amarashinhe, et al., Multiprocessors From a Software Perspective, IEEE Micro, Vol. 16, No. 3, pp. 52-61, 1996 https://doi.org/10.1109/40.502406
- A. Agarwal, et al., Performance Tradeoff in Multithreading Processors, IEEE Tr. on Parallel and Distributed Systems, Vol. 3, No. 5, pp. 525-539, 1992 https://doi.org/10.1109/71.159037
- J. Singh, W. Weber, and A. Gupta, SPLASH: Stanford Parallel Applications for Shared Memory, Computer Architecture News, Vol. 20, No. 1, pp. 5-44, 1992
- C. Weems, et al., The DARPA Image Understanding Benchmark for Parallel Computers, J. of Parallel and Distributed Computing, Vol. 11, No. 1, pp. 1-24, 1991 https://doi.org/10.1016/0743-7315(91)90067-J
- J. Fisher, Very Long Instruction Word Architecture and the ELI-512, Proc. of Intl Symp. on Computer Architecture, pp. 140-150, 1983
- 박경 외 3인, 다중처리 마이크로프로세서 설계, 대한전자공학회 추계학술대회 논문집, pp. 717-720, 1996
- IEEE, POSIX P1003.4a: Threads Extension for Portable Operating Systems, 1994