References
- M. Abramovici et al., Digital Systems Testing and Testable Design, Computer Science Press, 1994
- K. T. Cheng and V. D. Agrawal, A Partial Scan Method for Sequential Circuits with Feedback, IEEE Trans. on Computers, Vol. 39, No. 4, pp. 544-548, April 1990 https://doi.org/10.1109/12.54847
- Randy H. Katz, Contemporary Logic Design, University of California Benjamin Cummings/Addison Wesley Publishing Company, 1993
- Xuejun Du, Gary Hachtel, Bill Lin, and A. Richard Newton, 'MUSE: A MUltilevel Symbolic Encoding Algorithm for State Assignment,' IEEE Trans on CAD., Vol. 10, NO. 1, pp. 28-38, January 1991 https://doi.org/10.1109/43.62789
- E. Goldberg et al., Theory and Algorithms for Hypercube Embedding, IEEE Trans on CAD., Vol. 17, pp. 472-488, June 1998 https://doi.org/10.1109/43.703829
- S Yang and M. J. Ciesielski, 'Optimum and Suboptimum Algorithms for Input Encoding and Its Relationship to Logic Minimization,' IEEE Trans. on CAD., Vol 10. No. 1. pp. 4-12, Jan. 1991 https://doi.org/10.1109/43.62787
- D. B. Armstrong, A Programmed Algorithm for Assigning Internal Codes to Sequential Machines, IRE Trans. on Computers, Vol. EC-11, pp. 466-472, Aug. 1962
- G. De Micheli, Symbolic Design of Combinational Sequential Logic Circuits Implemented by Two-level Logic Macros, IEEE TCAD, Vol. CAD-5, pp. 597-616, Oct. 1986
- S. Devadas et al., MUSTANG: State assignment of finite state machines targeting multi-level logic implementations, IEEE TCAD. Vol. 7, pp.1290-1300, Dec. 1988 https://doi.org/10.1109/43.16807
- T. Villa et al., Synthesis of FSMs: Logic Optimization. New York: Kluwer Academic, 1997
- K. T. Cheng, and V. D. Agrawal, 'Design of Sequential Machines for Efficient Test Generation,' in Proc. of ICCAD, pp, 358-361, 1989 https://doi.org/10.1109/ICCAD.1989.76969
- R. K. Brayton, G. D. Hatchel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Norwell, MA: Kluwer Academic, 1984
- Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, 1978