Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Characterization of the Dependence of Interconnect Line-Induced Delay Time on Gate Width in ${\mu}m$ CMOS Technology

$0.18{\mu}m$ CMOS Technology에 인터커넥트 라인에 의한 지연시간의 게이트 폭에 대한 의존성 분석

  • Published : 2000.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the dependence of interconnect line-induced delay time on the size of CMOSFET gate width is characterized. In case of capacitance dominant interconnect line, the total delay time decreases as transistor size increases. However, there exists a transistor size for minimum total delay time when both of resistance and capacitance of interconnect line become larger than those of transistor. The optimum transistor size for minimum total delay time is obtained using an analytic equation and the experimental results showed good agreement with the calculation.

본 논문에서는 인터커넥트 라인을 구동하는 CMOS소자의 게이트 폭의 변화에 따라 소자 및 인터커넥트라인에 의한 RC 지연시간이 어떤 특성을 보이는지에 대하여 분석하였다. 인터커넥트 라인의 캐패시턴스 성분만이 주로 나타나는 구조에서는 MOSFET의 크기가 커질수록 전체 지연시간이 감소하는 특성을 보였다. 반면에 인터커넥트 라인의 저항 및 캐패시턴스 성분이 대등하게 지연시간에 영향을 미치는 구조에서는 전체회로의 지연시간이 최소가 되는 MOSFET 크기가 존재함을 수식적으로 제안하고 실험치와 비교하여 잘맞음을 증명하였다.

Keywords

References

  1. S. Y. Oh, and K. J. Chang, IEEE Circuits and Devices magazine, pp. 16-21, Jan. 1995 https://doi.org/10.1109/101.340307
  2. M. Miyamoto, T. Takeda, and T. Furusawa, High-Speed and Low-Power Interconnect Technology for Sub-Quartermicron ASIC's, IEEE Trans. Electron Devices, vol.44, no. 2, pp. 250-256, 1997 https://doi.org/10.1109/16.557712
  3. D. H. Cho, Y. S. Eo, M. H. Seung, N. H. Kim, J. K. Wee, O. K. Kwon, and H. S. Park, IEDM Tech. Dig., pp. 619-622, 1996 https://doi.org/10.1109/IEDM.1996.554059
  4. H. D. Lee, M. J. Jang, D. G. Kang, J. M. Hwang, Y. J. Kim, O. K. Kwon, and D. M. Kim, IEDM Tech. Digest, pp. 905-908, 1999 https://doi.org/10.1109/IEDM.1999.824295
  5. 장명준, 이희덕, 안재경, 이영종, RC Time Delay of the Interconnection in Sub-Quarter-Micron VLSI Circuit, 제 5회 한국 반도체 학술대회(The 5th Korean Conference on Semiconductors), pp. 265-266, 1998
  6. H. D. Lee, M. J. Jang, D. G. Kang, Y. J. Lee, J. M. Hwang, and D. M. Kim, IEDM Tech. Dig., pp. 287-290, 1998 https://doi.org/10.1109/IEDM.1998.746356
  7. S. Takahashi, M. Edahiro, and Y. Hayashi, Interconnect Design Strategy: Structures, Repeaters and Materials toward $0.1{\mu}m$ ULSIs with a Giga-hertz Clock Operation, in IEDM Tech. Dig., pp. 833-836, 1998 https://doi.org/10.1109/IEDM.1998.746484
  8. T. Sakurai, Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's, IEEE Trans. Electron Devices, vol.40, no. 1, pp. 118-124, 1993 https://doi.org/10.1109/16.249433
  9. H. D. Lee, and Y. J. Lee, Arsenic and Phosphorus Double Ion Implanted Source/ Drain Junction for 0.25- and Sub-0.25-${\mu}m$ MOSFET Technology, IEEE Electron Device Lett., vol. 20, no. 1, pp. 42-44, Jan. 1999 https://doi.org/10.1109/55.737568
  10. D. K. Sohn, J. S. Park, B. H. Lee, J. U. Bae, K. S. Oh, S. K. Lee, J. S. Byun, and J. J. Kim, High Thermal Stability and Low Junction Leakage Current of Ti Capped Co Salicide and its Feasibility for High Thermal Budget CMOS Devices, in IEDM Tech. Dig., pp. 1005-1008, 1998 https://doi.org/10.1109/IEDM.1998.746524
  11. M. K. Park, H. D Lee, and M. J Jang, Characterization of Channel Width Dependence of Gate Delay in $0.18\{\mu}m$ CMOSFET Technology, IEEE Electron Device Lett., vol. 20, no. 10, pp. 498-500, Oct. 1999 https://doi.org/10.1109/55.791922
  12. H. B. Bakoglu, Circuits, Interconnection, and Packaginh for VLSI, Addison- Wesley Publishing Co., 1990