대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

효과적인 OTC채널 라우터의 구현을 위한 최적화 기법의 성능 분석에 관한 연구

A Study on Performance Analysis of Optimization Techniques for Efficient OTC(Over-The-Cell) Channel Router

  • 장승규 (숭실대학교 컴퓨터학과) ;
  • 박재흥 (숭실대학교 컴퓨터학과) ;
  • 장훈 (숭실대학교 컴퓨터학과)
  • Jang, Seung-Kew (Dept. of Computing, Graduate School, SoongSil Univ.) ;
  • Park, Jae-Heung (Dept. of Computing, Graduate School, SoongSil Univ.) ;
  • Chang, Hoon (Dept. of Computing, Graduate School, SoongSil Univ.)
  • 발행 : 2000.05.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

지금까지 제시된 채널 라우팅 알고리즘의 복잡도는 공정기술의 발전에 따라 많은 어려운 부분이 해결되었지만 아직도 기존의 라우팅 알고리즘 수준에 머물러 있었다. 본 논문에서는 이러한 추세에 따라 개선된 3-레이어 OTC(Over-The-Cell) 채널 라우팅 알고리즘을 제시한다. 제안한 알고리즘은 채널 라우팅 문제를 일반적인 문제로 단순화시켜, 최적에 가까운 해에 수렴하기 위해서 시뮬레이티드 어닐링 기법을 이용한다. 그리고, 채널 라우팅에서 있어서 가장 어려운 요소로 알려진 cyclic vortical constraint를 제거하기 위한 방안을 제시하고, 알고리즘의 수행중 지역 해에 빠졌음을 감지하여 탈출을 보장하는 방안을 제시한다. 또한, 유전자 알고리즘을 이용하여 구현된 채널 라우터와 비교한다. 제안한 채널 라우팅 알고리즘은 리눅스 시스템에서 C++과 모티프를 이용하여 구현되었으며, 예제 회로에 적용하여 성능을 비교함으로써 제시한 알고리즘의 효율성을 찾을 수 있었다.

In this paper, we propose a Over-The-Cell channel routing algorithm for the advanced three-layer process. The proposed algorithm makes the channel routing problem to simplified one and makes use of simulated annealing technique to achieve the global optimal solution. And, a new method to remove the cyclic vertical constraints which are known to be the hardest element in the channel routing problem is proposed, and a way to detect the local minimal solution and escape from it successfully is presented. Futhermore, genetic algorithm based channel router is implemented and comparison is performed with the simulated annealing based one. All algorithms are written in C++ and GUI is made using Motif under Linux environment.

키워드

참고문헌

  1. Jaewon Kim and Sung-Mo Kang, 'A New Triple-Layer OTC Channel Router,' IEEE Transactions on Computer-Aided Design, pp 1059-1070, 1996 https://doi.org/10.1109/43.536712
  2. Siddhart Bhingarde Naveed Sherwani and Anand Panyam, 'Routing in the Third Dimension,' IEEE Press, 1995
  3. Anthony D, Johnson and Rongchung Sun, 'A Genetic Algorithm for VLSI Channel Routing in the Presence of Cyclic Vertical Constraints,' Midwest Symposium on Circuits and Systems, 1996
  4. Naveed Sherwani, 'Algorithms for VLSI Physical Design Automation,' Toppan Kluwer, 1996
  5. Volker Schnecke and Oliver Vornberger, 'Genetic Design of VLSI-Layouts,' IEEE International Conference on GAs, pp 430-435, 1995
  6. Randall Jay Brouwer, 'Experience with Serial and Parallel Algorithms for Channel Routing using Simulated Annealing,' Master Thesis, Univ. of Illinois, pp 9-17, 1985
  7. David N, Deutsch, 'A DOGLEG Channel Router,' Design Automation Conference, pp 425-433, 1976 https://doi.org/10.1145/800146.804843
  8. Takeshi Yoshimura and Ernest S.Kuh, 'Efficient Algorithms for Channel Routing,' IEEE Transactions on Computer-Aided Design, pp 25-35, 1982
  9. Chi-Yi Hwang Min-Siang Lin, Hourng-Wern Perng and Youn-Long Lin, 'Channel Density Reduction By Routing Over The Cells,' Design Automation Conference, pp 120-125, 1991 https://doi.org/10.1145/127601.127640
  10. Naveed A. Sherwani, Nancy D. Holmes and Majid Sarrafzadeh, 'Utilization of Vacant Terminals for Improved Over-the-Cell Channel Routing,' IEEE Transactions on Computer-Aided Design, pp 780-792, 1993 https://doi.org/10.1109/43.229752
  11. William P. Swartz. Jr, 'Automatic Layout of Analog and Digital Mixed Macro/Standard Cell Integration Circuits,' PhD Thesis, pp 39-49, 1993
  12. Zbigniew Michalewicz, 'Genetic Algorithms + Data Structure = Evolution Programs,' Springer-Verlag, 1992
  13. L.M. Patnaik B.B, Prahlada Rao and R.C. Hansdah, 'An Extended Evolutionary Programming Algorithm for VLSI Channel Routing,' Proceedings of the Fourth Annual Conference on Evolutionary Programming, pp 521-544, 1995
  14. Naveed A. Sherwani, Nancy D. Holmes and Majid Sarrafzadeh, 'Algorithms for Three-Layer Over-the-Cell Channel Routing,' International Conference on Computer-Aided Design, pp 428-431, 1991 https://doi.org/10.1109/ICCAD.1991.185295
  15. D. F. Wong, Jingsheng Cong and C. L. Liu, 'A New Approach to Three-or Four-Layer Channel Routing,' IEEE Transactions on Computer-Aided Design, pp 1094-1104, 1988 https://doi.org/10.1109/43.7808
  16. Michael Burstein, 'Hierarchical channel router,' INTEGRATION, the VLSI Journal, pp 59-74, 1983