

MEDICI 시뮬레이터를 이용한 DRAM의 Refresh 시간 개선에 관한 연구

A Study on Refresh Time Improvement of DRAM using the MEDICI Simulator

이용희*, 이천희**

Lee Yong-Hui*, Yi Cheon-Hee**

Abstract

The control of the data retention time is a main issue for realizing future high density dynamic random access memory. The novel junction process scheme in sub-micron DRAM cell with STI(Shallow Trench Isolation) has been investigated to improve the tail component in the retention time distribution which is of great importance in DRAM characteristics.

In this paper, we propose the new implantation scheme by gate-related ion beam shadowing effect and buffer-enhanced ΔR_p (projected standard deviation) increase using buffered N- implantation with tilt and 4X(4 times)-rotation that is designed on the basis of the local-field-enhancement model of the tail component. We report an excellent tail improvement of the retention time distribution attributed to the reduction of electric field across the cell junction due to the redistribution of N-concentration which is intentionally caused by Ion Beam Shadowing and Buffering Effect using tilt implantation with 4X-rotation. And also, we suggest the least requirements for adoption of this new implantation scheme and the method to optimize the key parameters such as tilt angle, rotation number, R_p compensation and Nd/Na ratio. We used MEDICI Simulator to confirm the junction device characteristics. And measured the refresh time using the ADVAN Probe tester.

* 현대전자

** 청주대학교 전자공학과

1. Introduction

Improvement of the refresh time distribution is a key problem for realizing future high density DRAM because the required refresh time doubles with each successive generation. There are several leakage current mechanisms in which the stored data disappears. The mechanisms of data disappear is as follow, 1) Junction leakage current between the junction, 2) Junction leakage current from the capacitor node contact, 3) Sub-threshold leakage current if the transfer transistor, 4) Capacitor dielectric leakage current, 5) Gate induced drain leakage current at the capacitor node, and 6) Gate insulator leakage current.(Figure 1) The novel junction process scheme in DRAM cell with STI(Shallow Trench Isolation) has been investigated to improve the tail component of DRAM refresh time distribution.

In this paper, we propose buffered N-implantation with angle and rotation process scheme that is designed on the basis of the local field-enhancement model of the tail component[1] and report an excellent improvement effect in tail distribution of refresh time without device degradation. The STI combined with CMP(Chemical Mechanical Polishing) process has become the most promising isolation scheme for 0.18um and beyond[2,3,4,5]. However, the refresh time of DRAM cell decreases by the increased cell junction leakage current that is caused by STI dislocation[6,7,8,9] and the large electric field effect of cell storage junction[10,11]. It has been reported that the increase of electric field across the cell junction enhances thermionic field emission current from storage node and forms the poor tail distribution of refresh time[12,13,14,15].




Figure 1. Cell leakage current mechanism.

In this paper, we propose a novel method of optimizing the impurity concentration in N-junction region to reduce the local field-enhanced thermionic field emission current, resulting in an excellent tail distribution of refresh time without trade-offs of cell transistor threshold voltage and operation current.

The fabricated device has $W / L = 15 / 0.26\mu\text{m}$ NMOSFET, $0.20\mu\text{m}$ cell, shallow trench isolation (depth=350nm), 7.0nm wet and/or nitride gate oxide, FG light doped drain silicon nitride sidewall.

2. Fabrications

N-implantation with/without buffer layer and tilt-rotation, several experiments with different process provided in Table1 [Conventional / Buffer / Buffer+Ion]. Then 65nm Si₃N₄ sidewall spacer was formed and then deep source /drain implantation(As) was carried out. The final process was RTA annealing at 1000°C for 10seconds(to activate arsenic ions). For each splitting condition, we simulated and measured the junction characteristics to analysis Buffer oxide and nitride layer was deposited and etched the field area for active area definition. Shallow trench etching was performed after thin nitride layer

was etched. Filling the trench gap with high density plasma oxide, and densification at high temperature, then CMP was carried out for planarization. Nitride and pad oxide were removed by wet etching. Channel ion implantation performed to control threshold voltage after high density plasma densification (1050°C). The fabrication process of MOSFETs was based on L=0.26 μ m with 7.0nm wet annealed oxide. The gate electrode was patterned by the KrF lithography. In order to verify that the refresh time distribution of DRAM cell and STI is dependent on the retention time.

Table1. Process split conditions.

Process	Implantaion Condition	Angle	4-rotations	Buffer
Conventional	P, 20Kev, 2.0E13/cm ²	X	X	X
Buffer	P, 40Kev, 2.0E13/cm ²	X	X	0
Buffer+Ion	P, 40Kev, 2.0E13/cm ²	0	0	0

3. Simulation with MEDICI

For the comparison of junction profile after full process and concentration profile just after N-implantation, process simulation corresponding to each splitting condition was performed.





Figure 2. Cross section of cell area

Figure 2 shows the SEM(Scanning Electron Microscopy) image of DRAM cell with STI and 0.20 μ m design rule fabricated to evaluate the characteristics of junction leakage and refresh time for each splitting condition. At the bias condition of fully charged state, the variation of electric field across the junction according to each process scheme was modeled using MEDICI simulator.

Figure 3 shows schematic cross and top section of Buffer+Angle ion implantation process scheme.

This scheme is composed of the 200Å deposited SiO₂ layer and small angle-tilted implantation with 4X[4 times]-rotation. The implantation with buffer layer makes it possible to increase implanting energy, resulting in larger ΔR_p at the same R_p (projected range) compared to that without buffer layer, which enables to obtain the broadened distribution of N-concentration along the vertical length. In addition, the smallangle-tilted implantation with 4X-rotation produces the local reduction of impurity concentration due to the gate-related ion beam shadowing effect. Even though the encroached region as well as the shadowed region forms alternately at the gate edge into the deeper junction during the ion beam scanning, it may not influence the electric field. Furthermore, the increase of effective channel length due to the extended implant-mask area by buffer layer and the shadowed region by tilt implantation with rotation provides the feasibility of practical cell transistor without enhancing short channel effect. Especially, the adoption of this new implantation scheme in a real product is limited by several process factors such as tilt angle, number of rotation and N_d [donor concentration]/ N_a [acceptor concentration] ratio



(Figure 3) Schematic representation (a-a') of Buffer+Ion process scheme.




Figure 4. Schematic representation of the least requirements of the new process scheme to be considered for the practical implementation of DRAM cell.

in the surface region of the storage node junction. First, it is necessary to meet the tilt angle and rotation number for avoiding the local N-concentration loss in self aligned implantation region due to the overshadowing between the neighboring gates as shown in Figure 4.

If 2X rotation is applied, the local loss of N-concentration due to the overshadowing gets worse and results in the increase of N-sheet resistance. To solve this problem, the tilt angle is limited so that the shadowed region caused by tilt implantation should not exceed the half of gate-gate space as given by equation (1). And the number of rotation should be required to be even number and at least 4X.

$$L / 2 \geq H * \tan \theta \tag{1}$$

where L and H are gate to gate space and height of gate with deposited buffer layer, respectively. And θ represents tilt angle. And also, in case of larger tilt angle, the variation of R_p should be compensated according to equation (2).

$$R_p = R_p'' * \cos \theta \tag{2}$$

Second, N_d/N_a ratio becomes the limiting factor because this new scheme is based on the local electric field reduction by the control of the impurity concentration in N-junction. Generally, N_a is considered in view point of reducing the fluctuation of threshold voltage(V_{th}) in order to suppress the leakage current in off state of cell transistor. However, the excessive increase of N_a results in lowering the degree of freedom of this new

implantation scheme for tail component improvement of the retention time distribution. Thus, it is important to choose the smallest Na to maintain V_{th} of cell transistor without degrading device characteristics.

As a result of simulation, electric field contour plot for the splitting is shown in Figure 5.

The values of maximum electric field were

observed, 0.396MV/cm for Conventional process scheme, 0.358MV/cm for Buffer and 0.343 MV/cm for Buffer+Ion, respectively.

As a result, we can observed the T_{REF} is increased with decreased E_{max} value In Figure 6, the observed electric field distribution along the horizontal length represents the strong feasibility of buffer+Ion process scheme.




Figure 5. Simulated contours of Electric Field across the junction depletion region according to N-implantation process schemes.
 (a)Conventional (b)Buffer (c)Buffer+Ion (d)The simulated maximum electric field.




Figure 6. Electric field distribution along the horizontal length.




Figure 7. Measured junction leakage from storage node for each splitting condition.

Buffer+Ion process scheme allows for the superior junction leakage characteristics as shown in Figure 7. In Figure 8, we also observed 110% improvement effect of T_{REF} @ $1E-4\%$ (the refresh value which is corresponding to $1E-4\%$ failure bit in the cumulative probability plot) for the DRAM cell with Buffer process scheme and 170% with Buffer+Ion compared to Conventional, respectively. This indicates that both of the factors, such as implantation with buffer layer






Figure 8. Cumulative probability plot of measured refresh time. DRAM Cell employing Buffer+Ion process scheme represent the clear improvement effect of tail distribution.



(a)



(b)

Figure 9. Gate length dependence of cell transistor for each splitting condition. (Measured by HP4145 Analyzer)
(a) Threshold voltage (b) Operation current

and tilt / 4directions-rotation, have a large contribution of tail distribution influencing independently. Measured $T_{REF}@1E-4\%$ values for each splitting condition were in an excellent agreement with electric field model. Figure 9 shows that device with Buffer+Ion process scheme has not any degradation when compared to conventional V_{th} and I_{op} characteristics.

4. Conclusion

We suggest the least requirements for adoption of this new implantation scheme and the method to optimize the key parameters such as tilt angle, rotation number, Rp compensation and Nd/Na ratio.

Also, we propose a novel method of optimizing the impurity concentration in N-junction region to reduce the local field-enhanced thermionic field emission current, resulting in an excellent tail distribution of refresh time without trade-offs of cell transistor threshold voltage and operation current.

References

- [1] A. Hiraiwa, et al., "Local-field-enhancement Model of DRAM Refresh Failure", in IEDM Tech. Dig., pp.157, 1998.
- [2] P. C. Fazan and V. K. Mathews, "A Highly Manufacturable Trench Isolation Process for Deep Submicron DRAM's", in IEDM Tech. pp.57-60, 1993.
- [3] C. Chen, J. W. Chou, W. Lur, and S. W. Sun, "A Novel 0.25um Shallow Trench Isolation Technology, in IEDM Tech", pp.837, 1996.
- [4] P. Sallagoity, M. Paoli, and M. Haond, "Shallow Trench Isolation for Sub-quarter Micron CMOS Technologies", in ESSDERC Conf. Proc., pp. 179, 1996.
- [5] B. H. Roh, C. S. Yoon, D. U. Choi, M. J. Kim, D. W. Ha, K. N. Kim, and J. W. Park., "Shallow Trench Isolation for Enhancement of Data a Retention Times in Giga-bit DRAM", in SSDM'96 Tech. Dig., pp. 830-832, 1996.
- [6] S. M. HU., "Stress from Isolation Trenches in Silicon Substrate", in J. Appl. Phys. vol. 67, pp.1092-1200, 1990.
- [7] S. Ikeda, et al., "The Impact of Mechanical Stress Control on VLSI Fabrication Process", in IEDM Tech. Dig., pp.77-80, 1996.
- [8] J. Damiano, C. K. Subramanian, M. Gibson, Y.-S. Feng, L. Zeng, J. Sebek, E. Deeters, C. Feng, T. McNelly, M. Blackwell, H. Nguyen, H. Tian, J. Scott, J. Zaman, C. Honcik, M. Miscione, K. Cox, and J. D. Hayden., "Characterization and Elimination of Trench Dislocations", in VLSI Tech. Dig.. Tech. Papers, pp. 212-213, 1998.
- [9] T. Kuroi, T. Uchida, K. Horita, M. Sakai, Y. Itoh, Y. Inoue, and T. Nishimura., "Stress Analysis of Shallow Trench Isolations for 256M DRAM and Beyond", in IEDM Tech. Dig., pp.141-144. 1998.
- [10] T. Kyung Kim, et al., "Modeling of Cumulative Thermo-Mechanical Stress (CTMS) Produced by the Shallow Trench Isolation Process for 1GB DRAM and Beyond", in IEDM Tech. Dig., pp.145. 1998.
- [11] G. Vincent, A. Chantre, and D. Bois., "Electric Field Effect on the Thermal Emission of Traps in Semiconductor Junctions", J. Appl. Phys., vol. 50, pp. 5484-5487, 1979.
- [12] T. Hamamoto, et al., "Well Concentration : A Novel Scaling Limitation Factor Derived from DRAM Refresh Time and Its Modeling", in IEDM Tech. Dig., pp.915, 1995.
- [13] A. Hiraiwa, "Statistical Modeling of

- Dynamic Random Access Memory Data Retention Characteristics", in J. Appl. Phys., vol. 80, pp.3091-3099, Sept. 1996.
- [14] T. Hamamoto, S. Sugiura and S. Sawada, "On the Retention Time Distribution of Dynamic Random Access Memory (DRAM)", in IEEE Trans. Electron Devices, vol. 45, pp. 1300-1309, June. 1998.
- [15] S. Ueno, et al., "Leakage Current Observation on Irregular pn Junctions Forming the Tail Distribution of DRAM Retention Characteristics with New Test Structure", in IEDM Tech. Dig., Dec., pp.153-156, 1998.

● 저자소개 ●



Yong-Hui Lee

B.S. : Dept. of Electrical Eng. at Chong-Ju Univ. Feb. 1989.
 M.S. : Dept. of Electrical Eng. at Chong-Ju Univ. Aug. 1991.
 Ph.D : 1998.Mar.~Current, Ph.D Course. in Electrical Eng. at Chong-Ju Univ. Korea.

1990.Jun.~1990.Dec.:Assistant researcher, Device Gr. ETRI.
 1995.Jun.~1998.Oct : LG Semicon Co., Ltd, Memory Business HQ, Associate Engineer.

1998.Oct.~Current : Hyundai Electronics Industries Co., Ltd. R&D Division. Associate Engineer.

Research Fields: VLSI design and simulation, CAD tool. Layout
 DRAM design and fabrication, Computer & control(micro processor)



Cheon-Hee Yi

B.S. : Dept. of Electronic Eng. at Han-Yang Univ. Feb. 1971.

M.S. : Dept. of EDPS, at Sung-Kyun-Kwan Univ. Oct. 1975.

M.S. : Dept. of Electronic Eng. at Hang-Yang Univ. Oct. 1980.

Ph.D. : Doctor of Eng. Dept. of Electronic Eng. at Sung-Kyun-Kwan Univ. Feb.1987.

1971.Feb.~1972.Oct. : Researcher, Korea Mavel LTD.

1979.Mar.~Current : Professor, Dept. of Electronic Eng., Chong-ju University.

1983.Oct.~1985.Oct. : Visiting scholar, Dept. of Computer Science, San Jose Univ. in California, U.S.A.

Academic Society Activities :

He is an Vice-president in the Institute of Electronics Engineers of Korea(IEEK), a Supervisor in the Korea Society for Simulation(KSS), a Chairman in the PCB design & Fabrication Technology Committee in the Korea Information Processing Society(KIPS).

Research Fields : VLSI design and simulation, CAD tool. Layout
 DRAM design and fabrication, PCB design and fabrication