Performance Evaluation of Scheduling Rules Considering Order Change Using Simulation

주문 변화를 반영하는 스케줄링 규칙에 대한 시뮬레이션을 이용한 성능 평가

  • 박종관 (연세대학교 컴퓨터과학.산업시스템공학과) ;
  • 이영훈 (연세대학교 기계전자공학부 정보산업전공)
  • Published : 2000.09.01

Abstract

The scheduling rule for the fabrication process of the semiconductor manufacturing is suggested and tested on the simulation system which was developed based on the model to represent the main characteristics of wafer flows. The proper scheduling policies are necessary to meet the order change in the supply chain management. It was shown that the suggested rules which consider the wafer balance and the due date of the order, give good performances for the cycle time reduction and the rate of meeting due date as well. Also they are robust in the sense that performances are stable regardless of the order change rate and the input policies.

Keywords

References

  1. 산업공학회지 v.12 no.3 반도체 FAB의 스케줄링 시뮬레이터 개발 이영훈;조한민;박종관;이병기
  2. 산업공학회지 v.8 no.4 반도체산업의 생산관리;이론과 실제 이영훈;김수영;이관후;이상우
  3. 반도체란 무엇인가 삼성전자
  4. Operations Research v.36 no.3 Development and Implementation of a Scheduling System for a Wafer Fabrication Facility Bitran, G.R.;Tirupati, D
  5. IEEE Trans. of semiconductor Manufacturing v.1 no.1 Close-Loop Job Release Control for VSLI Circuit Manufacturing Glassey, C.R.;Resende, M.G.C.
  6. Theory of Constraints Goldratt, E.M.
  7. CSM-08 Report The Cometitive Semiconductor manufacturing Survey;Second Report on Results of the Main Phase Leachman, R.C.
  8. Internationla journal of Production Research v.28 no.51990 CONWIP;A Pull Alternative to Kanban Spearman, M.L;Woodruff, D.L;Hopp, W.J
  9. IIE Transactions v.24 no.4 A Review of Production Planning and Scheduling Models in the Semiconductor Industry PartⅠ;System Characteristics, Performance Evaluation Uzsoy, R.;Lee, C.Y;Martin-Vega, L.A.
  10. IIE Transactions v.26 no.5 A Review of Production Planning and Scheduling Models in the Semiconductor Industry PartⅡ;Sfop-Floor Control Uzsoy, R.;Lee, C.Y;Martin-Vega, L.A.
  11. Management Sciences v.33 Priority Rules for Job Shop wuth Weighted Tardiness Costs Vepsalainen, A.Morton, T.E.
  12. IEEE Trans. on Semiconductor Manufacturing v.1 no.3 Scheduling Semiconductor Wafer Fabrication Wein, L.M.