2000 전력전자학술대회 우수추천논문

90-265V_{rms} 입력범위를 갖는 단일전력단 역률개선 컨버터

李 埈 榮, 朴 喜 正, 具 官 本, 尹 明 重

A Single-Stage Power Factor Correction Converter for 90-265V_{rms} Line Applications

Jun-Young Lee, Gwan-Bon Koo, Hee-Jhung Park, Myung-Joong Youn

요 약

본 논문에서는 역률개선용 단일 스위치 부스트 플라이백 결합형 ZCS quasi-resonant converter(QRC)를 제안한다. 제안된 컨버터는 입력전류를 불연속 모드로 동작시켜 역률을 개선하며 입력전류의 zero-crossing-point에서의 왜곡을 개선함으로써 고조파를 감소시켜 역률을 향상시켰으며 좋은 출력전압의 regulation 성능을 가지고 있다. 그리고 체계적인 설계를 위하여 설계식을 제안하였으며 제안된 설계식을 통하여 프로토타입 컨버터를 설계하였다. 실험결과 효율은 약 86%, 역률은 약 0.985이상을 얻었다. 따라서 본 컨버터는 스위칭 주파수가 수백kHz이상이고 높은 regulation성능을 요구하는 낮은 전압의 소용량 컨버터에 적합하다.

ABSTRACT

A single-stage power factor correction AC/DC converter with a simple link voltage suppressing circuit (LVSC) for the universal line application is proposed. Using this simple circuit, a low link voltage can be realized without deadbands at line zero-crossings. The proposed converter is analyzed and a prototype converter with 5V, 12A output is implemented to verify the performance. The experimental results show that the link voltage stress and efficiency are about 447V and 81%, respectively.

Key words: Power Factor Correction, Single-Stage converter, Universal line

1. INTRODUCTION

As the world population grows and the energy consumption increases, the nations have become increasingly concerned with the availability of energy. One approach is reducing the energy consumption by using more efficient electrical equipments. This requirement for more efficient initially, satisfied electrical systems was, switching power conversion for T.V., lighting systems, computers, and motor drive systems. However, conventional off-line switching power systems usually include the full-bridge rectifier and large filter capacitor at their input stage. This initial solution produces significant harmonics, which cause the poor power quality and problems to the public

utility network^{[1][2]}. Recently, many nations have release standards such as IEC 61000 and IEEE 519 which impose a limit on the harmonic current drawn by equipments connected to AC line in order to prevent the distortion of an AC line. To cope with these Fig. 2 standards, the boost topology operating in a continuous conduction mode(CCM) is the most widely used method. However, this approach is not applicable in low power level applications requiring a low cost and small size. Until now, many single-stage topologies have been suggested by combining the PFC stage with a DC/DC converter into one stage^[3]. This scheme has a characteristic such as the link voltage should be varied under load changes to maintain an input-to-output balancing. Without developing a new




그림 1 제안된 AC/DC 컨버터

Fig. 1 Proposed AC/DC converter




그림 2 V_c ≥ n_aV₀일때 주요파형

Fig. 2 Key waveforms for mode analysis when $V_c \ge n_a V_o$

topology or adopting a proper control, the voltage stresses on the link and components such as diodes and switches may be increased. To reduce the link voltage stress, a variable switching control method and a pulse width modulation control method have been suggested, but they have problems such as the low conversion efficiency and/or difficulty of optimal design of filter and inductor^[4]. This problem can be solved by S⁴-PFC AC/DC converter using the magnetic feedback concept^[5] and two-switch forward with the auxiliary circuit has




그림 3 동작 모드 다이아그램

Fig. 3 Operational mode diagrams

been proposed^[6]. However, it shows a deadband at line zero-crossings which influences on the harmonics and the link voltage stress stays a higher level than 500V at 265V_{rms} line voltage and the auxiliary circuit is somewhat complex.

This paper presents another method derived from basic DC/DC converters and a simple link voltage suppressing circuit(LVSC) to operate on the universal line voltage with a high quality line current waveform, a good efficiency and a low link voltage stress. By transferring some portions of the energy charged in a boost inductor to a load through LVSC, the link voltage stress can be reduced since the link capacitor can hold only a small energy. In this paper, a 60W(5V, 12A output) converter is designed and tested using the forward topology with active-clamp circuit for transformer reset.

2. OPERATIONAL PRINCIPLES

Fig. 1 shows the circuit diagram of the proposed converter. The function of a link voltage suppressing circuit(LVSC) consisting of diode D_3 and transformer T_a is to prevent the boost inductor current I_{LI} from building up excessively and transfer the energy charging in T_a to a load without passing by the link capacitor. It can make the boost inductor current flow in a discontinuous conduction mode(DCM) over entire line and load ranges and help to suppress the link voltage stress. The converter operation is analyzed in detail




그림 4 $V_c < n_a V_c$ 일 때 주요파형 Fig. 4 Key waveforms of mode 2 when $V_c < n_a V_c$

according to four modes as shown in Fig, 2 and their topological states are shown in Fig. 3.

Mode 1 $(t_0 \le t < t_1)$

This is an on-state interval of the main switch Q_I . At t_o , the main switch is turned on and the current flowing through the inductor L_I and auxiliary transformer T_a increases as follows:

$$I_{L1} = \frac{V_g}{(L_1 + L_2)} (t - t_o) \tag{1}$$

where L_2 is the primary magnetizing inductance of T_a . During mode 1, the diode D_3 is blocked and the energy charged in C_1 is transferred to the load via the main transformer T.

Mode 2 $(t_1 \leq t \leq t_2)$

Mode 2 begins when Q_I is turned off at t_I . The clamp capacitor C_2 absorbs the magnetizing energy of the main power transformer and the voltage stress on Q_I is clamped by V_{C2} . As shown in the key waveforms of Figs. 2 and 4, the current path of I_{LI} may be formed differently according to the voltage condition across C_2 .

Case 1: $V_{C2} \ge n_a V_o$

When V_{QI} increases to V_{CI} , the diode D_I is forced to conduct and the cathode-to-anode voltage across the diode D_2 is applied as follows:

$$V_{C1} + V_{C2} - n_a V_o - V_{C1} = V_{C2} - n_a V_o.$$
 (2)

Thus, I_{LI} circulates through L_I , C_I , and the input source, and is expressed as

$$I_{L1} = I_{L1}(t_1) + \frac{V_{g} - V_{C1}}{L_1}(t - t_1)$$
 (3)

where $I_{LI}(t_I)$ is the initial condition of mode 2. At end of mode 1, the energy charged in the auxiliary transformer during mode 1 starts to be transferred to the load. As can be seen in Fig. 2, the diode current I_{D3} can be written as

$$I_{L6} = n_a I_{L1}(t_1) - \frac{n_a^2 V_o}{L_o} (t - t_1). \tag{4}$$

Case 2 : $V_{C2} < n_a V_o$

In this case, D_1 maintains to be off-state since the anode voltage of D_1 stays below the cathode voltage. It makes D_2 be on-stage and the current path of I_{L1} is formed through D_2 , C_2 , C_1 , L_1 , and the input source as can be seen in Fig. 4. In addition, the diode of the auxiliary circuit D_3 is forced to be on-state. Therefore, I_{L1} decreases linearly with a slope different from case 1 as follows:

$$I_{L1} = I_{L1}(t_1) + \frac{(V_g + n_a V_o - V_{C1} - V_{C2})}{L_1}(t - t_1).$$
 (5)

Since D_3 is on-state, the reflected current of the boost inductor current I_{LI} is transferred to the load through D_3 . This current is expressed as

$$I_{L8} = \frac{(V_{C1} + V_{C2} - V_g - n_a V_o) n_a}{L_1} t.$$
 (6)

Case 2 may be happened at a light load since the control duty becomes narrower as a load becomes lighter, which causes the clamp capacitor voltage V_{C2} to become lower. Using the volt-second balance condition, the boundary condition between two cases can be found as

$$\frac{DV_{C1}}{1-D} \le n_a V_o \tag{7}$$

where D means the control duty of the proposed converter. This equation can be expressed as

$$D \le \frac{n_a V_o}{V_C + n_a V_o} \,. \tag{8}$$

Mode 3 $(t_2 \le t < t_3)$

After the boost inductor current I_{LI} is reduced to zero, the blocking voltage of D_I is increased as

$$V_{Dl} = V_{Cl} + V_{C2} - V_g - n_a V_o (9)$$




Fig. 5 The measured line voltage / current and link voltage waveforms

and the diode current I_{D3} decays to zero before the next mode begins. This diode current can be expressed as

$$I_{B} = I_{B}(t_{2}) - \frac{n_{a}^{2}V_{o}}{L_{2}}(t - t_{2})$$
 (10)

where $I_{D3}(t_2)$ is the initial condition of mode 3.

Mode 4 $(t_3 \leq t \leq t_4)$

Finally, I_{C2} flows toward the main transformer T through the clamp capacitor C_2 and the auxiliary switch Q_2 which has been in on-state from the previous mode. When the main switch Q_I is turned on again, the converter enters mode 1 and the next cycle begins.

3. ANALYSIS

3.1 Expressions of Link voltage

The link voltage expression can be derived from the fact that the charging current to the link capacitor equals to the discharging current from it when the main switch is turned off in the steady state. The charging current is calculated from averaging the current flowing in L_1 during off-state of the main switch over a switching period. This current is given as

Case 1:

$$I_{charge} = \frac{1}{R_e} \frac{L_1 V_g^2}{(L_1 + L_2)(V_{C1} - V_g)}$$
 (11)




그림 6 입력과 부하변동에 따른 역률 Fig. 6 The measured power factor under line and load variations


Case 2:

$$I_{charge} = \frac{1}{R_e} \frac{L_1 V_g^2}{(L_1 + L_2)(V_{C1} + V_{C2} - V_g - n_g V_o)}$$
(12)

where $R_e = 2(L_1 + L_2)/D^2T_s$, and T_s means the switching period. The discharging current is the output inductor current reflected to the main transformer primary side when the main switch is turned on and it can be found by subtracting I_{D3} from the load current since the output power is supplied through LVSC as well as the main power stage. Thus, the discharging current can be expressed as follows:

$$I_{discharge} = \frac{D}{n} \left(\frac{V_o}{R_o} - I_{DS} \right). \tag{13}$$

Thus by averaging over a switching cycle like






그림 7 IEC 61000-3-2 class D 와 V_g=120V_{rms} 와 전 부하시 입력 전류 고조파

Fig. 7 IEC 61000-3-2 class D limits and the measured line current harmonics at V_{θ} =120 $V_{\rm rms}$ and full load condition

 I_{charge} , eq. (13) can be rewritten as

Case 1 :

$$I_{discharge} = \frac{D}{n} \left(\frac{V_o}{R_o} - \frac{L_2 V_g^2}{R_e V_o (L_1 + L_2)} \right) \tag{14}$$

Case 2:

$$I_{discharge} = \frac{D}{n} \left(\frac{V_o}{R_o} - \frac{L_2 V_g^2}{R_e V_o (L_1 + L_2)} - \frac{L_1 n_a V_g^2}{R_e (L_1 + L_2) (V_{C1} + V_{C2} - V_g - n_a V_o)} \right).$$
(15)

As a result, by averaging eqs. (11), (12), (14), and (15) over half a line cycle again, the following equations are obtained.

Case 1:

$$V_{C1} = \frac{0.852n^2V_{g, rms}^2 + \sqrt{2}K_1V_{g, rms}}{K_1}$$
 (16)

where

$$K_{1} = \frac{(L_{1} + L_{2})nR_{e}V_{o}^{2}D - nV_{g, rms}^{2}L_{2}R_{o}D}{L_{1}R_{o}V_{o}}.$$

Case 2:

$$V_{CI} = \left(\frac{0.852(n + Dn_a)^2 V_{g, rms}^2 + \sqrt{2} K_2 V_{g, rms}}{K_2} + n_a V_o\right) (1 - D)$$
(17)

where

$$K_{2} = \frac{(L_{1} + L_{2})(n + Dn_{a})R_{e}V_{o}^{2}D - (n + Dn_{a})V_{g, rms}^{2}L_{2}R_{o}D}{L_{1}R_{o}V_{o}}.$$

3.2 Selection guideline for turns ratio of T_a

The distortion of the line current may be increased if the auxiliary transformer is not

Table 1 Key components list

L_{I}	50μΗ	D_1, D_2	D8L60
L_2	120μΗ	D_3	S60SC6M
L_o	50μΗ	D_4 , D_5	DF20LC20U
C_I	220μF (440μF/400V in series)	Bridge diode	D6SB60L
C_2	1μF	Q_1, Q_2	APT8075BVR
C_o	3300µF	n	8.67(26T:3T)
PWM chip	UC3823N	n _a	8(16T:2T)

completely reset during off-state of the main switch. Thus, the diode current I_{D3} should be decreased to zero at the worst case before the main switch conducts. Since modes are divided as explained in case 1 at a the worst case, the DCM condition of I_{D3} can be found from Fig. 2. The duration in time of the diode current I_{D3} decaying from $I_{D3}(t_1)$ to zero is

$$t_3 - t_1 = \frac{L_2}{n_a^2 V_o} I_{L0}(t_1) = \frac{L_2}{n_a V_o} I_{L1}(t_1).$$
 (18)

From eqs. (1) and (17), the DCM of I_{D3} over the entire line and load changes is guaranteed by

$$\frac{\sqrt{2} V_{g, \min} L_2}{n_a V_o(L_1 + L_2)} D_{\max} T_s \le (1 - D_{\max}) T_s.$$
 (19)

Therefore, the turns ratio of the auxiliary transformer should be designed to satisfy the following equation as

$$\frac{\sqrt{2} V_{g, \min} L_2 D_{\max}}{V_o(L_1 + L_2)(1 - D_{\max})} \le n_{a.}$$
 (20)

3.3 Derivation of Design Equations

the proposed In order for converter properly, it is important to select appropriately the transformer turns ratios n and n_a , the boost inductor L_l , and the magnetizing inductance of the auxiliary transformer seen from the primary side L_2 . To assure the performance of the converter over the entire line and load conditions, the boost inductor current I_{LI} should decay to zero at the worst case before the next cycle begins. Since the worst case happens at a minimum line voltage and a full load, the link voltage expressed as in eq. (16) can be used.

Using the relationship between the link voltage




그림 8 입력 및 부하변동에 따른 링크전압의 계산 및 측정 결과

Fig. 8 The measured and calculated(dotted line) link capacitor voltage stresses under line and load variations

and the output voltage, the link voltage expression in eq. (16) can be rewritten as follows:

$$V_{C1} = \frac{\sqrt{2} V_{g,rms} K_3 V_o^2}{K_3 V_o^2 - 0.852 D^2 V_{g,rms}^2}$$
(21)

where

$$K_3 = \frac{(L_1 + L_2) R_e V_o^2 D^2 - V_{g,rms}^2 L_2 R_o D^2}{L_1 R_o V_o^2} \; . \label{eq:K3}$$

The DCM condition of the boost inductor should be considered when the inductor values are selected. The expression of DCM condition of I_{LI} can be found in a similar way of finding the DCM condition of the diode current I_{D3} as

$$D_z = \frac{\sqrt{2} V_{g, rms} L_1 D}{(V_{C1} - \sqrt{2} V_{g, rms})(L_1 + L_2)} \le 1 - D \qquad (22)$$

where D_z is the ratio of the time needed for I_{L_I} to decay to zero after the main switch is turned off. The values of L_I and L_2 designed at the worst case with eqs. (21) and (22) guarantee the boost inductor current to flow in DCM.

4. EXPERIMENTAL RESULTS

To verify the performance of the proposed converter, a prototype converter with 5V,12A output is designed and Table 1 is key components list. The measured line current waveforms and link

capacitor voltage stresses for 90V_{rms}, 120V_{rms}, and 265V_{rms} line voltage are shown in Fig. 5. The filtered line current follows the line voltage without distortion at line zero-crossings and the link voltage waveform at 265V_{rms} line. Fig. 6 shows that the measured power factor is above 0.96 under universal line condition in case that the load is 30% or higher. In addition, Fig 7 is the plot of IEC 61000-3-2 class D limits and measured line current harmonics at $V_g=120V_{rms}$ and a full load condition. From this figure, the prototype converter meets the harmonic regulation with a sufficient margin. Fig. 8 shows the link capacitor voltage under the line and load variations. The maximum link voltage stress is 447V. Finally, the maximum measured efficiency is about 81%.

5. CONCLUSIONS

In this paper, a single-phase single-stage AC/DC converter in universal line applications is proposed based on a forward topology with an active clamp circuit and analyzed. Using a simple LVSC, the link voltage stress can be reduced without distortion of the line current at line zero-crossings. From the link voltage expressions, design equations are found and a prototype converter with 5V, 12A output is implemented. The experimental results show that the converter meets IEC61000-3-2 class D limits with a sufficient margin and the power factor is above 0.96 under the universal line condition in case that the load is higher than 30%. The maximum measured efficiency is about 81% and the maximum link voltage is 447V.

REFERENCES

- [1] M. Madigan, R. Erickson, and E. Ismail, "Integrated high quality rectifier-regulators," in *IEEE Power Electronics Specialist Conf.*, 1992, pp. 1043-1051.
- [2] J. Sebastian, J. Uceda, J. A. Cobos, J. Arau, and F. Aldana, "Improving power factor correction in distributed power supply systems using PWM and ZCS-QR SEPIC topologies," in IEEE Power Electronics Specialist Conf., 1991,

pp. 780-791.

- [3] J. Y. Lee, G. W. Moon, and M. J. Youn, "Design of a power-factor- correction converter based on half-bridge topology," *IEEE Trans. Ind. Applicat.*, Vo. 46. no. 4, pp. 710-723
- [4] M. M. Jovanovic, D. M. Tsang, and F. C. Lee, "Reduction of voltage stress in integrated high-quality rectifier-regulators by variable frequency control," in *IEEE Applied Power Electronics Conf.*, 1994, pp. 569-575
- [5] J. Qian, Q. Zhao, and F. C. Lee. "Single-stage single-switch, power factor correction(S⁴-PFC) AC/DC converters with DC bus feedback for universal line applications," in *VPEC '97 seminar proceeding*, 1997, pp. 29-35
- [6] M. Daniele, P. K. Jain, and G. Joos, "A single-stage power-factor-corrected AC/DC converter," *IEEE Tans. Power Electron.*, Vol. 14, no. 6, pp. 1046-1055, 1999.

저 자 소 개



<u>이준영(李埈榮)</u>

1970년 10월생. 1993년 8월 고려대학교 공대 전기공학과 졸업. 1996년 2월 한국 과학기술원 전기 및 전자공학과 졸업 (석사) 현재 동 대학원 박사과정.



<u> 박희정(朴喜正)</u>

1961년 9월생. 1984년 8월 경북대학교 공대 전자공학과 졸업. 1986년 2월 한국 과학기술원 전기 및 전자공학과 졸업(석 사) 현재 동 대학원 박사과정.



구관본(<u>具官本)</u>

1975년 1월생. 1997년 8월 한국과학기술 원 전기 및 전자공학과 졸업(학사). 1999 년 2월 한국과학기술원 전기 및 전자공 학과 졸업(석사) 현재 동 대학원 박사과



<u> 윤명중(尹明重)</u>

1946년 11월생. 1970년 서울대학교 졸업. 1974년 University of Missouri-Columbia졸 업(석사), 1978년 동 대학원 졸업(박사). 1978년부터 General Electric Columbia에 서 Individua Contributor on Aerospace Electrical Engineering으로 재직. 현재 한

국과학기술원 전기 및 전자 공학과 교수. 1999년 당 학회 회장 역임.