References
- A. Agarwal, M. Horowitz, J. Hennessy, 'An alnalutical Cache Model,' ACM Transaction Compuer System, Vol.7, No.2, pp.184-215, 1989 https://doi.org/10.1145/63404.63407
- D.S. Han, 'Performance Predictor for HPF Compilers,' ICPADS'97, Korea, 1997 https://doi.org/10.1109/ICPADS.1997.652565
- Gabriel Rivera, Chau-Wen Tseng, 'Eliminating Conflict Misses for High Performance Architectures,' ICS 98, July, 1998 https://doi.org/10.1145/277830.277917
- J. S. Harper, D. J. Kerbyson and G. R. Nudd, 'Predicting the Cache Miss Ratio of Loop-Nested Array References' CS-RR-336, December 5, 1997
- Kathryn S. McKinley, Automatic and Interactive Parallelization, PhD thesis, Rice University, Technical Report CRPC-TR92214, April 1992
- K.S. Mckinley, S. Carr, C.W. Tseng, 'Improving Data Locality with Loop Transformation,' ACM Transaction Program Language Syster, Vol.18, No.4, pp424-453, 1996 https://doi.org/10.1145/233561.233564
- Michael Wolf and Monica Lam, 'A Data Locality Optimizing Algorithm,' In Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, Vol.26, No.6, pp.30-44, 1991 https://doi.org/10.1145/113445.113449
- M. Parashar, S. Hariri, 'Compile-Time Performance Prediction of HPF/Fortran 90D' IEEE Parallel Distributed Technology Spring 1996 https://doi.org/10.1109/88.481665
- Norman 'P. Jouppi, 'Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers,' 25 years of the international symposia on Computer architecture, pp71-73, 1998 https://doi.org/10.1145/285930.285958
- O. Temam, C. Fricker, and W. Jalby, 'Cache Interference Phenomena,' In Proceedings of ACM SIGMETRICS, pp.261-271, 1994 https://doi.org/10.1145/183019.183047
- S. Coleman, K.S Mckinley, 'Tile Size Selection using Cache Organisation and Data Layout,' In Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, Vol.30, pp.279-289, 1995 https://doi.org/10.1145/207110.207162
- 김 동승, 'MPI 환경에서의 병렬 프로그램 수행시간 모델링 및 실험', 병렬처리시스템 학술회의 논문집, Vol.9, No.3, pp.121-128, 1998
- 이건영 외 2명, '성능예측기를 위한 캐쉬 간섭실패의 정적분석', 병렬처리시스템 학술발표회 논문집, Vol.10, No.3, pp3-12, 1999