The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Multi-rate Non-recursive Architecture for Cascaded Integrator-Comb Decimation Filters with an Arbitrary Factor

임의의 인수를 갖는 cascaded Integrator-Comb 데시메이션 필터의 Multi-rte Non-recursive 아키텍처

  • 장영범 (이화여자대학교 정보통신학과)
  • Published : 2000.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper multi-rate non-recursive architecture for CIC(Cascaded Integrator-Comb) decimation filters with an arbitrary factor is proposed. The CIC filters are widely used in high speed wireless communication systems since they have multiplier-less and multi-rate low-power structure. Even conventional non-recursive CIC structure is multi-rate this architecture can be structured only in case of M-th power-of-two decimation factor. This paper proposes that muli-rate non-recursive CIC architecture can be structured with an any decimation factor of product form. Power consumption of the proposed architecture is compared with that of the conventional non-recursion architecture.

Keywords

References

  1. IEEE Trans. Acoust., Speech, Signal Processing v.ASSP-29 no.2 An economical class of digital filters for decimation and interpolation E.B.Hogenauer
  2. IEEE Trans. Signal Processing v.45 no.2 Application of filter sharpening to cascaded integer-comb decimation filters A.Y.Kwentus;Z.Jiang;A.N.Willson,Jr.
  3. IEEE Journal on selected areas in communications v.17 no.4 On the use of interpolated second-order poly-nomials for efficient filte design in programmable downconversion H.J.Oh;S.Kim;G.Choi;Y.H.Lee
  4. IEEE International Symposium on Circuits and Systems v.2 High speed polyphase CIC decimation filters H.K.Yang;W.M.Snelgrove
  5. IEEE International ASIC / SOC Conference An improved architecture and implementation of cascaded integrator-comb decimation filters Y.Gao;L.Jia;H.Tenhunen
  6. IEEE Racific Rim Conference on communications, computers and signal processing A partial-polyphase VLSI architecture for very high speed CIC decimation filters Y.Gao;L.Jia;H.Tenhunen