

능동 클램프 회로를 적용한 단상 ZCS 공진형 역률개선 컨버터

李 竣 榮, 文 建 又, 具 官 本, 尹 明 重

An Integrated Single-Stage Zero Current Switched Quasi-Resonant Power Factor Correction Converter with Active Clamp Circuit

Jun-Young Lee, Gun-Woo Moon, Gwan-Bon Koo, and Myung-Joong Youn

요 약

본 논문에서는 역률개선용 단일 스위치 부스트 플라이백 결합형 ZCS 준공진 컨버터(quasi-resonant converter(QRC))를 제안한다. 제안된 컨버터는 입력전류를 불연속 모드로 동작과 zero-crossing-point에서의 왜곡을 개선함으로써 고조파를 감소시켜 역률을 향상시켰으며 좋은 출력전압의 레귤레이션 성능을 가지고 있다. 또한 능동 클램프회로를 제안된 회로의 동작특성에 맞게 스위칭 시간을 조절해 줌으로써 ZCS-QR의 일반적인 특성인 스위치 차단시의 스위치 양단전압의 공진현상을 제거하여 스위치의 전압스트레스를 줄였다. 체계적인 설계를 위하여 설계식을 제안하였으며 제안된 설계식을 통하여 프로토타입 컨버터를 설계하였다. 실험결과 효율은 약 87%, 역률은 약 0.985이상을 얻었다. 따라서 본 컨버터는 스위칭 주파수가 수백kHz이상이고 높은 레귤레이션 성능을 요구하는 낮은 전압의 소용량 컨버터에 적합하다.

ABSTRACT

A new integrated single-stage zero current switched(ZCS) quasi-resonant converter(QRC) for the power factor correction(PFC) converter is introduced in this paper. The power factor correction can be achieved by the discontinuous conduction mode(DCM) operation of an input current. The proposed converter has the characteristics of the good power factor, low line current harmonics, and tight output regulation. Furthermore, the ringing effect due to the output capacitance of the main switch can be eliminated by use of active clamp circuit. Therefore, the proposed converter is expected to be suitable for a compact power converter with a tightly regulated output voltage requiring a switching frequency of more than several hundreds kHz.

Key Words : Power Factor Correction, Discontinuous conduction mode(DCM), Single-Stage converter

1. INTRODUCTION

As the world population grows and the energy consumption increases, the nations have become increasingly concerned with the availability of energy. One approach is reducing energy consumption by using more efficient electrical equipments. This requirement for more efficient electrical system was, initially, satisfied by

switching power conversion for T.V., lighting systems, computers, and motor drive systems. However, conventional off-line switching power systems usually include the full-bridge rectifier and large filter capacitor at their input stage. This initial solution produces significant harmonics in main supply, causing poor power quality which is an increasing problem on public utility network[1],[2]. Recently, standards such as IEEE 519 and IEC




그림 1 동작 모드 다이어그램
Fig. 1 Operational mode diagrams




그림 3 동작 모드 다이어그램
Fig. 3 Operational mode diagrams




그림 2 모드해석을 위한 동작 파형
Fig. 2 Key waveforms for mode analysis

61000 impose a limit on the harmonic current drawn by equipments since conventional off-line power supplies including the full-bridge diode rectifier generate highly distorted input current waveforms with large amount of harmonics. In low power applications, these requirements must be satisfied in single stage to reduce the size and cost. Most of single stage converters developed for this purpose adopt the PWM control which prevents the increase of the switching frequency due to the switching losses. To solve this problem, small number of papers have suggested single stage resonant DCM PFC converters but they have disadvantages of input

current waveform distortion at zero-crossing points and a large low frequency output voltage ripple[3],[4]. In this paper, single-stage ZCS QRC power factor corrector based on flyback topology operating in DCM. This converter gives a good power factor, improved input current waveform without distortion at zero-crossing-points, and tight output regulation. In general, switching component of ZCS QRC suffers from additional voltage stress due to a serious ringing during off-state. Thus, by adoption of active clamp circuit in the proposed converter, the ringing effect can be eliminated[5].^[1]

2. MODE ANALYSIS

Fig. 1 shows the circuit diagram of the proposed converter with an conventional single output voltage loop. The basic structure can be understood as a cascade connection of a boost converter followed by a flyback QRC and these converters share the same switch. An active clamp circuit for eliminating the ringing effect is shown in dotted line. As shown in Fig. 2, each switching period is subdivided into eight modes and their topological states are shown in Fig. 3.

- (a) The discharging and charging times of the output capacitor of Q1 in mode 1 and mode 3 are ignored
- (b) The link, output, and clamp voltages are assumed to be constant DC voltages, V_C , V_o , and V_{Cc} , respectively

(c) The magnetizing inductance of the transformer is so large that it is assumed to be a constant current source.

Mode 1 ($t_0 < t \leq t_1$)

Mode 1 begins at t_0 when the switch Q_1 is turned on. Since the resonant inductor current, $I_{Lr}(t)$, is smaller than the magnetizing current reflected to the transformer primary, I_{2n} , the rectifying diode, D_3 , maintains on-state and the resonant capacitor voltage, $V_{Cr}(t)$, is clamped to the output voltage, V_o . Where, n means the transformer turns ratio. Thus, $I_{Lr}(t)$ is linearly increased and can be expressed as

$$I_{Lr}(t) = \frac{V_C + nV_o}{L_r} (t - t_0). \tag{1}$$

Also, the input inductor current is linearly increased with the slope of V_g/L_{in} as follows:

$$I_{Lin}(t) = \frac{V_g}{L_{in}} (t - t_0). \tag{2}$$

which continues until the end of mode 2. This mode stops when $I_{Lr}(t)$ reaches I_{2n} .

Mode 2 ($t_1 < t \leq t_2$)

The rectifying diode, D_3 , is reverse biased as the resonant capacitor discharges its energy to the resonant inductor. The voltage across the resonant capacitor, $V_{Cr}(t)$, decreases sinusoidally as

$$\frac{dV_{Cr}(t)}{dt} = \frac{I_2}{C_r} - \frac{nI_{Lr}(t)}{C_r} \tag{3}$$

and the rate of increase of the resonant current becomes

$$\frac{dI_{Lr}(t)}{dt} = \frac{V_C}{L_r} + \frac{nV_{Cr}(t)}{L_r}. \tag{4}$$

The resonant inductor current and the input inductor current flow together into the switch Q_1 and this switch current, $I_{Q1}(t)$, will continue to oscillate and feed energy back to the link capacitor until time t_2 .

Mode 3 ($t_2 < t \leq t_3$)

Mode 3 begins after Q_1 is turned off at t_2 . Since the current flowing in the resonant inductor cannot change abruptly, the diode D_2 is forced to be on-state to make the path for $I_{Lr}(t)$ and the diode D_1 also starts to conduct to transfer the energy charging in L_{in} to the link capacitor. Thus, the resonant capacitor, C_r , is charged by $I_{Lr}(t)$ reflected to the transformer secondary through D_1 and D_2 as well as I_2 . From the mode diagram shown in Fig. 3(c) the differential equations can be written as follows:

$$\frac{dI_{Lr}(t)}{dt} = \frac{nV_{Cr}(t)}{L_r} \tag{5}$$

$$\frac{dV_{Cr}(t)}{dt} = \frac{I_2}{C_r} - \frac{nI_{Lr}(t)}{C_r}. \tag{6}$$

Since the switch Q_1 is turned off after mode 2, $I_{Lin}(t)$ begins to be linearly decreased as follows:

$$I_{Lin}(t) = \frac{V_g - V_C}{L_{in}} (t - t_2) + \frac{V_g}{L_{in}} (T_{d1} + T_{d2}). \tag{7}$$

where T_{d1} and T_{d2} mean the durations of modes 1 and 2, respectively. This mode stops when $V_{Cr}(t)$ is equal to V_o .

Mode 4 ($t_3 < t \leq t_4$)

When C_r is charged to the point which D_3 is forward biased at t_3 , the output bulk capacitor is connected to the resonant capacitor in parallel and $V_{Cr}(t)$ is clamped to V_o , which results in the linear increase of $I_{Lr}(t)$ as shown in eqs. (8) and (9):

$$I_{Lr}(t) = \frac{V_o}{nL_r} (t - t_3) + I_{Lr}(t_3) \tag{8}$$

$$V_{Cr}(t) = V_o \tag{9}$$

where $I_{Lr}(t_3)$ is the initial condition of mode 3. Since $I_{Lr}(t)$ reflected to the transformer secondary and the magnetizing current flow together into the load, the powering mode is initiated. Until the energy held in L_r is fully transferred to the output stage, both D_1 and D_2 keep conducting. Therefore, as can be seen

in the mode diagram, the drain-source voltage of the switch Q_1 is equal to the link voltage during modes 3 and 4.

Mode 5 ($t_4 < t \leq t_5$)

At the zero-crossing instant of $I_{Lr}(t)$, D_2 is blocked and a new resonant network is formed between L_r and C_{Q1} as shown in Fig. 3(e). The resonant inductor current, $I_{Lr}(t)$, and the drain-source voltage of Q_1 , $V_{Q1}(t)$, increase with the following rates:

$$\frac{dI_{Lr}(t)}{dt} = \frac{(V_C + nV_o)}{L_r} - \frac{V_{Q1}(t)}{L_r} \quad (10)$$

$$\frac{dV_{Q1}(t)}{dt} = \frac{I_{Lr}(t)}{C_{Q1}} \quad (11)$$

with the initial condition of $I_{Lr}(t_4) = 0$ and $V_{Q1}(t_4) = V_C$. When $V_{Q1}(t)$ reaches to V_{C1} , the next mode begins.

Mode 6, 7 ($t_5 < t \leq t_7$)

Once $V_{Q1}(t)$ increases to the point where the antiparallel diode of Q_2 begins to conduct, $V_{Q1}(t)$ is clamped to the clamp voltage. During mode 6 and 7, the clamp capacitor current, $I_{Cc}(t)$, flows in a resonant manner by the clamp capacitor, C_c , and the resonant inductor, L_r . This can be expressed as follows:

$$I_{Cc}(t) = I_{Lr}(t_5) + \frac{V_C + nV_o - V_{C1}}{L_r} (t - t_5) \quad (12)$$

where $I_{Lr}(t_5) = \sqrt{(nV_o)^2 - (V_C + nV_o - V_{C1})^2} / Z_{Q1}$.

During mode 6, $I_{Lin}(t)$ decreases to zero with the same slope of mode 3 and D_1 is blocked.

Mode 8 ($t_7 < t \leq t_8$)

The auxiliary switch, Q_2 , is turned off at t_7 and the resonant inductor, L_r , resonate with the output capacitance of Q_1 , C_{Q1} . During this small dead time, the energy stored in L_r discharges some quantity of the energy stored in C_{Q1} .

3 TURN-ON TIME OF Q_2

Table 1 Parameter Lists

L_f	80mH	Q_1, Q_2	IRFP450
L_r	9μH	D_1, D_2	D5L60
C_f	0.1μF	D_3	FML36S
C_r	34nF	BD	D6SB60L
C_c	1μF	$n:1$	4.3:1
C_o	1000μF	ΔT_{Q2}	1μs

In order to guarantee the operation of mode 3, 4, and 5, Q_2 must not be turned on prior to the end of mode 5. Also, to discharge the energy of the clamp capacitor, Q_2 must be turned on before the clamp capacitor current reverses its direction. Since the time durations are varying under line and load conditions, ΔT_{Q2} , which is defined as the dead time after Q_1 is turned off, should satisfy

$$\max \left\{ \sum_{i=1}^n T_{di} - T_{Q1} \right\} \leq \Delta T_{Q2} \leq \min \left\{ \frac{T_{di} + T_{di}}{2} \right\} \quad (13)$$

where T_{Q1} is the pulse width of the gate signal of Q_1 . This condition happens when the line voltage has a peak value at a full load.

4. DESIGN

4.1 Selection of L_{in} and n

To determine L_{in} , a steady state analysis must be performed in advance. By averaging the large signal model equations half a line cycle, the solutions of V_C and V_o become

$$V_C = \frac{V_{grms}}{\sqrt{2}} \left(1 + \sqrt{1 + \frac{0.852n^2 \eta R_o (1 - d_{fs})^2}{L_{in} d_{fs} f_r}} \right) \quad (14)$$

$$V_o = \frac{d_{fs}}{1 - d_{fs}} \frac{V_C}{n} \quad (15)$$

where $d_{fs} \equiv f_s / f_r$. From above two equations, the transformer turns ratio can be founded as:

$$n = \frac{\sqrt{2} L_{in} f_r V_o V_{grms} d_{fs}}{L_{in} f_r V_o^2 (1 - d_{fs}) - 0.426 V_{grms}^2 \eta R_o (1 - d_{fs}) d_{fs}} \quad (16)$$

To maintain a sinusoidal line current, the input

inductor current must flow in DCM over entire line cycle. This requirement is guaranteed by the following condition as

$$\frac{\sqrt{2} V_{g,rms}}{V_C - \sqrt{2} V_{g,rms}} d_{fs} \leq 1 - d_{fs}. \quad (17)$$

With eqs. (14), (15), and (16), the maximum L_{in} to meet DCM can be calculated as follows:

$$L_{in} \leq \frac{0.426 d_{fs}^2 R_o V_{g,rms}^2}{f_s V_o^2}. \quad (18)$$




그림 4 주요 실험파형
Fig. 4 Experimental key waveforms




그림 5 V_{in} , I_{in} , $I_{L_{in}}$ 과 V_o 의 실험파형
Fig. 5 Experimental waveforms of V_{in} , I_{in} , $I_{L_{in}}$, and V_o

Once L_{in} is calculated using eq. (18) and design specifications at the worst case, the transformer turns ratio, n , can be obtained using eq. (16).




그림 6 RCD 클램프($R=20k\Omega$, $C=10nF$)를 사용했을 때 (a)와 능동 클램프를 사용했을 때 (b)의 Q_1 의 드레인-소스간의 전압파형

Fig. 6 Drain-source voltage waveforms of Q_1 with RCD clamp($R=20k\Omega$, $C=10nF$)(a) and active clamp(b)




그림 7 부하변동에 따른 정규화된 입력전류 파형

Fig. 7 Normalized line current waveforms in a half cycle as a function of load

4.2 Selection of L_r and C_r

During mode 2, the switch current is written as

$$I_Q(t) = \frac{I_o}{n} + \frac{1}{Z_r} (V_C + nV_o) \sin \omega_s (t - t_1) + \frac{V_H}{L_{in}} (t - t_1 + T_d). \quad (19)$$

In order to achieve a ZCS condition over the entire line cycle, the switch current must be zero at

the end of mode 2 when the line voltage has a peak value. This can be written as follows:

$$\frac{I_2}{n} + \frac{1}{Z_r} (V_c + nV_o) \sin \zeta + \frac{\sqrt{2} V_{grms}}{L_{in}} \left(-\frac{\zeta}{\omega_r} + T_{dt} \right) = 0 \quad (20)$$




그림 8 $P_o = 70W$ 에서 ZCS-QR SEPIC과 제안된 컨버터의 고조파 전류

Fig. 8 Harmonic currents of ZCS-QR SEPIC and the proposed converter at $P_o = 70W$




그림 9 ZCS-QR SEPIC와 제안된 컨버터의 역률비교

Fig. 9 Power factor Comparisons of ZCS-QR SEPIC and the proposed converter

where ζ is defined as $\omega_r T_{dt}$. This equation may be satisfied when ζ has a value between π and 2π . It is necessary to select a suitable due to the heavy current stress of switch, which is the general characteristic of a ZCS QRC. Eq. (20) clearly shows that a current

stress of the switch becomes minimal when the characteristic impedance Z_r satisfying a given resonant frequency is selected as large as possible and this condition can be accomplished if ζ has the value of $3\pi/2$. Thus eq. (20) is rewritten as follows:

$$\frac{I_2}{n} - \frac{1}{Z_r} (V_c + nV_o) + \frac{\sqrt{2} V_{grms}}{L_{in}} \left(-\frac{3\pi}{2\omega_r} + T_{dt} \right) = 0 \quad (21)$$

Therefore, L_r and C_r are determined from eq. (21), and a desired resonant frequency in rad/sec, ω_r , at a full load condition.




그림 10 제안된 컨버터의 효율

Fig. 10 Efficiency of the proposed converter

4.3 Selection of C_c

To prevent the ringing across Q_I when Q_I is turned off, the resonant frequency formed by C_c and L_r should be sufficiently low. On the other hand, if too large a value of C_c is chosen, it may be bulky and costly. Therefore, a good design guideline has been suggested that the capacitor value is selected so that one half of the resonant period formed by C_c and L_r exceeds the maximum off time of Q_I [9]. This can be expressed as follows:

$$C_c \gg \frac{(1 - d_{fs, min})^2}{\pi^2 L_r f_{ss, min}^2} \quad (22)$$

4.4 Selection of Switches

Assuming that the clamp capacitor is selected

sufficiently large, the voltage stress of switches Q_1 and Q_2 are approximately expressed as following equation:

$$V_{Q1,2} \approx V_C + nV_o. \quad (23)$$

The worst case of voltage stress happens at a light load. Thus, the maximum voltage stress can be found using eqs. (14) and (23) with $R_o=R_{o,max}$ and $f_{ss}=f_{ss,min}$. Also, the worst case of current stress of Q_1 happens at a full load and the peak line voltage. The peak current stress can be expressed as

$$I_{Q1pk} = \frac{\sqrt{2} V_{g,rms}}{L_{in}} \left(\frac{\pi}{2\omega_r} + T_{dt} \right) + \frac{I_o}{n} + \frac{1}{Z_r} (V_C + nV_o). \quad (24)$$

5. EXPERIMENTAL RESULTS

The prototype converter has been constructed to show the operation of the proposed converter based on the design equations with $V_R=110V_{rms}$, $V_o=15V$, $P_o=70W$, $f_r=1.25MHz$, $f_{s,max}=300kHz$, and $\eta=85\%$. Using the design equations given in section 4, the converter parameters are selected as listed in Table 1. Figs. 4 and 5 show key waveforms of the proposed converter. As can be seen in these figures, the switching waveforms are well agreed with theoretical analysis and the filtered line current follows the line voltage with low line current distortion at line zero-crossings while the output voltage is tightly regulated. Fig. 6 is the experimental waveforms of drain-source voltage of Q_1 with RCD clamp and active clamp circuit. This figure shows that the drain-source voltage of Q_1 can be clearly clamped by the active-clamp circuit, which results in the reduction of additional voltage stress caused by the ringing effect. To show the advantages of the proposed converter, some comparisons are made with ZCS-QR SEPIC. Fig. 7 shows the normalized input current waveforms of ZCS-QR SEPIC and the proposed converter as a function of load for one half-cycle. This figure shows that the line current of the proposed converter does not have an offset at the line

zero-crossing and it is more close to the sinusoidal waveform than the line current of ZCS-QR SEPIC. The measured harmonic currents are shown in Fig. 8. Fig. 9 shows the plot of the power factor as a function of output power in the two converters. As can be seen in this figure, due to the lower THD of the proposed converter compared with that of ZCS-QR SEPIC, the power factor of the proposed converter stays more higher. Finally, the efficiency of the proposed converter is plotted in Fig. 10. This figure shows that this converter has the efficiency of about 87% at the rated condition.

6. CONCLUSIONS

This paper has presented the analysis, design, and experimental results of an integrated ZCS QRC for PFC operating in DCM. By eliminating the distortion of the line zero-crossings in the line current waveform, THD and power factor can be improved. Since the proposed converter is capable of producing the desired output voltage without a significant output voltage ripple, it is possible to carry out the tight and fast output voltage regulation with a wide bandwidth output voltage controller while not degrading the line current waveform. In addition, the voltage stress caused from the ringing effect can be reduced by using active clamp method while achieving ZCS of the main switch. The prototype converter gives a high power factor of above 0.985, low THD, and a high efficiency of 87%. Therefore, the proposed converter is expected to be suitable for a compact power converter with a tightly regulated output voltage requiring a switching frequency of more than several hundreds kHz.

REFERENCES

[1] M. Madigan, R. Erickson, and E. Ismail, "Integrated high quality rectifier regulators," in *IEEE Power Electronics Specialist Conf.*, 1992, pp. 1043-1051.
 [2] J. Sebastian, J. Uceda, J. A. Cobos, J. Arau, and F. Aldana, "Improving power factor correction in distributed power supply systems using PWM and

- ZCS-QR SEPIC topologies," in *IEEE Power Electronics Specialist Conf.*, 1991, pp. 780-791.
- [3] D. Balocco, and C. Zardini, "The half-wave quasi-resonant ZCS flyback converter as an automatic power factor preregulator : An evaluation," in *IEEE Applied Power Electronics Conf.*, 1996, pp. 138-144.
- [4] J. Sebastian, J. A. Martinez, J. M. Alonso, and J. A. Cobos, "Voltage-follower control in zero-current switched quasi-resonant power factor preregulators," *IEEE Trans. Power Electron.*, Vol. 13, no. 4, pp. 727-738, 1998.
- [5] R. Watson, F. C. Lee, and G. C. Hua, "Utilization of an active-clamp circuit to achieve soft switching in flyback converters," in *IEEE Power Electronics Specialist Conf.*, 1994, pp. 909-916.

저 자 소 개



이준영(李竣榮)


1970년 10월생. 1993년 8월 고려대학교 공대 전기공학과 졸업. 1996년 2월 한국과학기술원 전기 및 전자공학과 졸업(석사) 현재 동 대학원 박사과정.



문건우(文建又)

1966년 10월생. 1990년 2월 한양대학교 공대 전자공학과 졸업. 1992년 2월 한국과학기술원 전기 및 전자공학과 졸업(석사). 1996년 2월 동 대학원 전기 및 전자공학과 졸업(박사). 1996년~1998년 한전 전력연구원 선임연구원. 현재 키테크놀러

지(주) 개발이사.



구관본(具官本)

1975년 1월생. 1997년 8월 한국과학기술원 전기 및 전자공학과 졸업(학사). 1999년 2월 한국과학기술원 전기 및 전자공학과 졸업(석사) 현재 동 대학원 박사과정.



윤명중(尹明重)

1946년 11월생. 1970년 서울대학교 졸업. 1974년 University of Missouri-Columbia 졸업(석사), 1978년 동 대학원 졸업(박사). 1978년부터 General Electric Columbia에서 Individual Contributor on Aerospace Electrical Engineering으로 재직. 현재 한국

과학기술원 전기 및 전자 공학과 교수. 당 학회 회장.