The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

The design and performance evaluation of a high-speed cell concentrator/distributor with a bypassing capability for interprocessor communication in ATM switching systems

ATM교환기의 프로세서간 통신을 위한 바이패싱 기능을 갖는 고속 셀 집속/분배 장치의 설계 및 성능평가

  • Published : 1997.06.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose an efficient architecture for a high-speed cell concentrator/distributor(HCCD) in an ATM(Asynchronous Transfer Mode) switch and by analyzeing the simulation results evaluate the performance of the proposed architecuture. The proposed HCCD distributes cells from a switch link to local processors, or concentrates cells from local processor s to a switch link. This design is to guarntee a high throughput for the IPC (inter-processor communication) link in a distributed ATM switching system. The HCCD is designed in a moudlar architecture to provide the extensibility and the flexibility. The main characteristics of the HCCD are 1) Adaption of a local CPU in HCCD for improving flexibility of the system, 2) A cell-baced statistical multiplexing function for efficient multiplexing, 3) A cell distribution function based on VPI(Virtual Path Identifier), 4) A bypassing capability for IPC between processor attached to the same HCCD, 5) A multicasting capability for point-to-multipoint communication, 6) A VPI table updating function for the efficient management of links, 7) A self-testing function for detecting system fault.

Keywords

References

  1. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS v.9 no.8 Autonet:A High-Speed, Seld-Configuring Local Area Network Using Point-to-Point Links Michale D. Schroeder(et al.)
  2. Publication 07370 TAXLchip integrated circuits(preliminary) Advanced Micro Devices
  3. IEEE JOURNAL ON SELECTED AREAS COMMUNICATIONS v.11 no.2 The Architecture and Implementation of a High-Speed Host Interface Bruce S. Davis
  4. ISS'95, Proceedigns v.2 A New Control System Architecture for Switching Nodes Shuji Miki(et al.)
  5. ISS'95, Proceedings v.1 Multiprocessor Archotectuer For Large-Capasity ATM Switching System Akiko Senoh(et al.)
  6. ISS'95, Proceeding v.1 Towards A Next Generation Switching System P.E.White(et al.)
  7. ISS'95, Proceeding v.1 Capasity ATM Switching System
  8. ISS, 87 C5.2 Towards A Next Generation Switching System White(et al.)
  9. ATM theory and Application David E. McDyasam;Darren, L. Spohn
  10. Teletraffic, Theory and Application Haruo Akimura;Konosuke Kawashima
  11. ETRI Journal v.17 no.1 Performance Evaluation of Cell Reassembly Mechanism with Idividual Buffering in ATM Switching System Gwangman Park;Sungyeol Kang;Chimoon Han
  12. 제3회 통신정보합동학술대회(JCCI-'93)논문집 v.3 완전 분산형 구조를 갖는 ATM 교환시스템 김영부;이성창;한치문
  13. 전자공학회지 v.20 no.8 ATM 교환시스템 구성기술 김영부;한치문
  14. 한국통신학 1993년도 하계종합학술발표회 논문집 ATM교환시스템에서의 호 제어에 관한 연구 김승희;정지훈;조재균;김영선;강석열
  15. 한국통신학회지 v.9 no.4 ATM 교환기술 방윤학
  16. 전자공학회지 v.18 no.8 B-ISDM을 위한 ATM 기술개발현황 한치문
  17. 한국통신학 하계종합학술발표회 논문집 v.14 no.1 ATM 교환기의 셀기반 프로세서간 통신을 위한 고속 셀접속/분배장치 설계 이호근;이민석;여환근;송광석;박둥선