전자공학회논문지C (Journal of the Korean Institute of Telematics and Electronics C)
- 제34C권11호
- /
- Pages.39-46
- /
- 1997
- /
- 1226-5853(pISSN)
회로 크기면에서 효율적인 디지털 VCR용 리드-솔로몬 디코어/인코더 구조
An area-efficient reed-solomon decoder/encoder architecture for digital VCRs
초록
In this paper, we propose an area-efficient architecture of a reed-solomon (RS) decoder/encoder for digital VCRs. The new architecture of the decoder/encoder targeted to reduce the circit size and decoding latency has the following two features. First, area-efficeincy has been significantly improved by sharing a functional block for encoding, modified syndrome computation, and erasure locator polynomial evaluation. Second, modified euclid's algorithms has been implemented by using a new architecture. Experimental results have showed that the decoder/encoder designed by using the proposed method has been implemented with 25% smaller sie over straight forware implementation based on the conventional method [1] and the decoding latency has been reduced.
키워드