References
- Technical Report, KSR-TR-9202001 Overview of the KSR1 Computer System H.Burkhardt III(et al.)
- IEEE Std 1596-1992 IEEE Standard for Scalable Coherent Interface
- Proceedings of the 17th Annual International Symposium on Computer Architecture The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor D.Lenoski(et al.)
- Proceedings of the 19th Annual International Symposium on Computer Architecture The DASH Prototype : Implementation and Performance D.Lenoski(et al.)
- Technical Report, Thinking Machines Corp. The Connection Machine Cm-5 Technical Summary T. M. Corp.
- Proceedings of 4th ACM Symposium on Parallel Algorithms and Architectures The Network Architecture of the Connection Machine CM-5 C.E.Leiserson(et al.)
- The 4th Symposium on the Frontiers of Massively Parallel Computation An Overview of the nCUBE 3 Supercomputer Bob Duzett;Ron Buck
- Proceedings of 2nd ACM Symposium on Parallel Algorithms and Architectures Analysis of Multithreaded Architectures for Parallel Computing R.H.Saavedra-Barrera;D.E.Culler;T. von Eicken
- MIT CSG Memo 351 *T : Integrated Building Blocks for Parallel Computing G.M.Papadopoulos(et al.)
- Paragon XP/S Product Overview Intel Corp.
- Proceedings of the 19th Annual International Symposium on Computer Architecture Active Messages : a Mechanism for Integrated Communication and Computation T. von Eicken(et al.)
- IEEE Trans. on Computers NYU Ultracomputer Allan Gottlieb(et al.)
- Real-time Signal Processing IV v.298 Architecture and Applications of the HEP Multiprocessor System B.J.Smith
- ACM Trans. on Programming Languages and Systems v.11 no.4 I-Structures : Data Structures for Parallel Computing Arvind;R.S.Nikhil;K.K.Pingali
- Proceedings of the 19th Annual International Symposium on Computer Architecture *T : A Multithreaded Massively Parallel Architecture R.S.Nikhil;G.M.Papadopoulos;Arvind
- CompCon93 Cray T3D : A New Dimension for Cray Research R.E.Kessler;J.L.Schwarzmeier
- Proceedings of Workshop on Scalable Shared Memory Multiprocessors The MIT Alewife Machine : A Large-Scale Distributed-Memory Multiprocessor A.Agarwal(et al.)
- ACM Trans. on Computer Systems Cache Coherent Protocols : Evaluation Using a Multiprocessor Simulation Model J.Archibald;J.L.Baer
- IEEE Trans. on Computers v.C-34 no.10 Fat Trees : Universal Network for Hardware-Efficient Supercomputing C.E.Leiserson
- Proceedings of the 16th Annual International Symposium on Compuler Architecture An Architecture of a Dataflow Single Chip Processor S.Sakai(et al.)
- Proceedings of the 21th Annual International Symposium on Computer Architecture The Stanford FLASH Multiprocessor J.Kuskin(et al.)
- Communication of the ACM v.35 no.8 Ultracomputers : A Teraflop Before Its Time Gordon Bell
- Proceedings of 14th Annual Symposium on Computer Architecture Architecture of a Message-Driven Processor W.Dally(et al.)
- Proceedings of 17th Annual Symposium on Computer Architecture Monsoon : An Explicit Token Store Architecture G.M.Papadopoulos;D.E.Culler