Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 28A Issue 1
- /
- Pages.52-59
- /
- 1991
- /
- 1016-135X(pISSN)
A Switch-Level CMOS Delay Time Modeling and Parameter Extraction
스위치 레벨 CMOS 지연시간 모델링과 파라미터 추출
Abstract
An effective and accurate delay time model is the key problem in the simulation and timing verification of CMOS logic circuits. We propose a semi-analytic CMOW delay time model taking into account the configuration ratio, the input waveform slope and the load capacitance. This model is based on the Schichman Hodges's DC equations and derived on the optimally weighted switching peak current. The parameters necessary for the model calculation are automatically determined from the program. The proposed model is computationally effective and the error is typically within 10% of the SPICEA results. Compared to the table RC model, the accuracy is inproved over two times in average.
Keywords