DOI QR코드

DOI QR Code

A study on the improvement of calculation efficiency for the two-axis hardware interpolator using DDA

DDA를 이용한 하드웨어 보간기의 계산효율 향상에 관한 연구

  • 오준호 (한국과학기술원 생산공학과) ;
  • 최기봉 (한국과학기술원 생산공학과)
  • Published : 1988.09.01

Abstract

The maximum feedrate generated from the hardware DDA is closely related to its calculation efficiency. The smaller interpolation span results in the lower calculation efficiency. This paper presents the method to improve the calculation efficiency for the smaller interpolation span. For the linear interpolation the higher calculation efficiency can be achieved by putting biggest value that the interpolation DDA can hold. for the circular interpolation, however, the scheme used for linear interpolation does not work since arbitrary change of value in the interpolation DDA changes the radius of the circle. The bit length of the hardware DDA is adjusted instead of adjusting the value in DDA, which results in the every same effect on calculation efficiency for the circular interpolation. The hardware circuit and supporting software are designed, and tested by two axis step motor driven milling machine. The experimental results show that the proposed method drastically increases the maximum feedrate even for the smaller interpolation span.

본 연구에서는 직선보간과 원호보간에서 계산효율을 향상시킬 수 있는 방법을 제시하여 이 방법과 가감속 구간을 고려한 하드웨어 보간기를 설계 및 제작하였고, 이 것을 스텝 모터에 의해 구동되는 밀링머시인에 연결하여 보간기의 성능을 알아보았다.

Keywords