

## Temperature Effect on the Interface Trap in Silicon Nanowire Pseudo-MOSFETs

남인철<sup>1,2,3</sup>, 김대원<sup>1,2</sup>, 허근<sup>1,2</sup>, Syed Faraz Najam<sup>1,2</sup>, 황종승<sup>1</sup>, 황성우<sup>1</sup>

<sup>1</sup>Research Center for Time-domain Nano-functional Devices, Samsung Advanced Institute of Technology, Yongin 446-712, <sup>2</sup>School of Electrical Engineering, Korea University, Seoul 136-701, <sup>3</sup>DRAM Product Engineering Team, Memory Division, Samsung Electronics Co., Banwol, Hwaseong 445-701, Korea

According to shrinkage of transistor, interface traps have been recognized as a major factor which limits the process development in manufacturing industry. The traps occur through spontaneous generation process, and spread into the forbidden band. There is a large change of current though a few traps are existed at the Si-SiO<sub>2</sub> interface. Moreover, the increased temperature largely affects to the leakage current due to the interface trap. For this reason, we made an effort to find out the relationship between temperature and interface trap. The subthreshold swing (SS) was investigated to confirm the correlation. The simulated results show that the sphere of influence of trap is enlarged according to increase in temperature. To investigate the relationship between thermal energy and surface potential, we extracted the average surface potential and thermal energy (kT) according to the temperature. Despite an error rate of 6.5%, change rates of both thermal energy and average surface potential resemble each other in many ways. This allows that SS is affected by the trap within the range of the thermal energy from the surface energy.

**Keywords:** Interface trap, Pseudo-MOSFET, Silicon nanowire