# Interleaved Forward Converter for High Input Voltage Application with Common Active-Clamp Circuit 

Ki-Bum Park*, Chong-Eun Kim**, Gun-Woo Moon*, and Myung-Joong Youn*<br>* Department of Electrical Engineering and Computer Science, KAIST, Daejeon, Republic of Korea<br>** Samsung Electro-Mechanics Co. Ltd, Suwon, Republic of Korea


#### Abstract

A new interleaved forward converter, adopting series-input parallel-output structure with a common transformer reset circuit, is proposed in this paper. Series-input structure distributes the voltage stress on switches, which makes it suitable for high input voltage application. Paralleling output stage with an interleaving technique enables the circuit handle large output current and reduces filter size. In addition, since two forward converters share one active-clamp circuit for the transformer reset, its primary structure is simplified. All these features make the proposed converter promising for high input voltage applications with high efficiency and simple structure.


## 1. Introduction

Till now, various isolated converters have been developed [1]. Among them, a forward converter, which is derived from a buck converter, is one of the most well-known circuits in low-tomedium power step-down applications due to its simplicity and high efficiency [2]-[3]. In spite of its popularity, designing a forward converter requires many tradeoffs relating with switch current/voltage stresses and transformer reset schemes to accommodate various applications.

The galvanic isolation of forward converter costs an additional transformer reset circuit such as a tertiary winding, a RCD-clamp circuit, and an active-clamp circuit (ACC) [2]-[3]. The current/voltage stress on device, circuit complexity, and efficiency are varied according to these different reset schemes. In general, as the operating duty cycle is increased, the voltage stress on switch is increased to ensure the transformer reset, though the current stress on switches is reduced. The typical voltage stress on switch may exceed twice the input voltage with about half duty cycle. This fact makes the forward converter not suitable for high input voltage applications such as a front-end converter of which the input voltage is about $400-\mathrm{Vdc}$. In this case, the usage of high voltage rating switch, which features low performance and high cost, is inevitable. Although relative low voltage stress can be achieved by selecting small duty cycle, the current stress on switch and the output filter size would be increased to the contrary.

On the other hand, the interleaving technique for paralleling converter power stage is a useful approach that is often used in high-power applications to achieve distributed device stress and reduce an output filter size [4]. As shown in Fig. 1, the parallel connected interleaved forward (IF) converter is one of the issues [5]. Although IF converter is attractive for its high power capability, high voltage stress on switch is still a heavy burden in high input voltage applications. Moreover, each forward converter needs its own transformer reset circuit which increases circuit complexity and fair current sharing between modules needs careful design of power stage and/or additional control.

To relieve the above-mentioned limitations, a new IF converter, that is suitable for high input voltage applications with simple


Fig. 1 Conventional IF converter.


Fig. 2 Proposed IF converter with CACC.
structure, is proposed in this paper as shown in Fig. 2. By adopting the series-input structure, the voltage stresses on switches are distributed resulting in the usage of low-voltage rated switch, and the parallel-output structure with the interleaving control enables high output current capability with distributed current stress and reduced output filter size. Moreover, it is remarkable that two forward converters share one common ACC (CACC), for the transformer reset and zero-voltage switching (ZVS) of switches, resulting in the simplified circuit.

## 2. Operational Principle

The basic operation of proposed converter is an interleaved operation between two active-clamp forward (ACF) converters with CACC. Since two ACF converters operate symmetrically, $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ have same voltage, i.e., $\mathrm{V}_{\mathrm{S}} / 2$. For the price of removing one ACC , one of the main switches cooperates with the auxiliary switch $Q_{C}$ by turns in each transformer reset action. That is, for the proper transformer reset of one module, the main switch of the other module should be on-state to form the conducting path for the transformer magnetizing current. As a result, the desired operation of each ACF converter is obtained above 0.5 duty cycle. Therefore, the operation principle of proposed converter is divided


Fig. 3 Above 0.5 duty cycle operation. (a) Key waveforms. (b) Topological state of M1. (c) Topological state of M2.
into two regions, i.e., above 0.5 duty cycle and below 0.5 duty cycle, as follows.

### 2.1. Above 0.5 duty cycle operation ( $\mathrm{D}>0.5$ )

The key waveforms and topological states are presented in Fig. 3. The main switches $Q_{1}$ and $Q_{2}$ are switched with half-period phase difference for the interleaved operation, and each main switch and $\mathrm{Q}_{\mathrm{C}}$ are switched complementary for the transformer reset and ZVS of switches. The mode analysis is focused on the distinct magnetizing current path and transient period is ignored. In Figs. 3(b) and 3(c), only the magnetizing current $\mathrm{I}_{\mathrm{Lm} 2}$ is marked by the dotted line to explain the transformer reset operation.

During the interval $t_{0} \sim t_{1}$, both $Q_{1}$ and $Q_{2}$ conduct. $V_{S} / 2$ is applied to each transformer, thus both module transfer the power from the input to the output as shown in Fig. 3(b). $\mathrm{I}_{\mathrm{Lm} 1}$ and $\mathrm{I}_{\mathrm{Lm} 2}$ increase linearly and $V_{Q C}$ is limited by $V_{S}+V_{C c}$. At $t_{1}, Q_{1}$ is turned off and the lower side output inductor current $\mathrm{I}_{\mathrm{Lo} 2}$ starts to freewheel. Since $Q_{1}$ is still conducting, $I_{L m 2}$ flows through $Q_{C}, C_{C}$, $\mathrm{Q}_{1}$, and $\mathrm{C}_{1}$ as depicted by the dotted line of Fig. 3(c). Therefore, $\mathrm{V}_{\mathrm{S}} / 2+\mathrm{V}_{\mathrm{Cc}}$ is applied reversely to the lower side transformer and $\mathrm{I}_{\mathrm{Lm} 2}$ decreases linearly. $\mathrm{I}_{\mathrm{Q} 1}$ comprises $\mathrm{I}_{\mathrm{lkg} 1}$ and $\mathrm{I}_{\mathrm{Lm} 2}$, and $\mathrm{V}_{\mathrm{Q} 2}$ is


Fig. 4 Below 0.5 duty cycle operation. (a) Key waveforms. (b) Topological state of M1. (c) Topological state of M2
limited by $\mathrm{V}_{\mathrm{S}}+\mathrm{V}_{\mathrm{Cc}}$. The interval $\mathrm{t}_{2} \sim \mathrm{t}_{4}$ is symmetrical to $\mathrm{t}_{0} \sim \mathrm{t}_{2}$.
From the volt.-sec. balance across $\mathrm{L}_{\mathrm{M} 1}$ and $\mathrm{L}_{\mathrm{M} 2}, \mathrm{~V}_{\mathrm{Cc}}$ is obtained as (1). It is noted that the voltage stress of all switches is expressed as (2), which is half of that of conventional ACF converter.

$$
\begin{align*}
& V_{C c}=\frac{2 D-1}{2(1-D)} V_{S}  \tag{1}\\
& V_{Q}=\frac{1}{2(1-D)} V_{S} \tag{2}
\end{align*}
$$

### 2.2. Below 0.5 duty cycle operation ( $\mathrm{D}<0.5$ )

The gate signal for $\mathrm{Q}_{\mathrm{C}}$ is ' OR ' signal between the inverted gate of main switches, therefore $\mathrm{Q}_{\mathrm{C}}$ is always on-state below half duty cycle region. That is, $\mathrm{Q}_{\mathrm{C}}$ is shorted and only the main switches are operated in interleaving way as shown in Fig. 4(a). In this region, $\mathrm{V}_{\mathrm{Cc}}$ becomes $0-\mathrm{V}$ by the volt.-sec. balance across transformer, and the transformer magnetizing currents have a negative offset with respect to the reference direction.

During the interval $t_{0} \sim t_{1}$, only $Q_{1}$ conducts and the power is transferred to output through the upper module. $\mathrm{I}_{\mathrm{Lm} 1}$ has negative offset, hence the difference between $\mathrm{I}_{\mathrm{Lo1}} / \mathrm{n}$ and $\mathrm{I}_{\mathrm{Lm1}}$ flows through $\mathrm{L}_{\mathrm{lkg} 1}$. Since $\mathrm{Q}_{2}$ is off-state, $\mathrm{I}_{\mathrm{Lm} 2}$ flows though $\mathrm{Q}_{1}$ as depicted in the dotted line of Fig. 4(b), therefore $\mathrm{I}_{\mathrm{Q} 1}$ contains $\mathrm{I}_{\mathrm{Lm} 2}$ as well as $\mathrm{I}_{\mathrm{lkg} 1}$. At $t_{1}, Q_{1}$ is turned off. Sine both $Q_{1}$ and $Q_{2}$ are off-state, $I_{1 \mathrm{~kg} 1}$ and $\mathrm{I}_{\mathrm{lkg} 2}$ flows though $\mathrm{C}_{\mathrm{C}}$ having the same current. Both two transformers are shorted and both $\mathrm{I}_{\mathrm{Lo} 1}$ and $\mathrm{I}_{\mathrm{Lo} 2}$ freewheel. The interval $t_{2} \sim t_{4}$ is symmetrical to $t_{0} \sim t_{2}$.

Using the current-sec. balance of $\mathrm{C}_{\mathrm{C}}$, the offset of $\mathrm{I}_{\mathrm{Lm} 1}$ and $\mathrm{I}_{\mathrm{Lm} 2}$ can be expressed as (3). Because $V_{C c}$ is zero and $Q_{C}$ is shorted, the voltage stress on main switch is $\mathrm{V}_{\mathrm{s}}$.

$$
\begin{equation*}
I_{L m_{-} \text {offset }}=\frac{(0.5-D)}{4 n(1+D)} I_{O} \tag{3}
\end{equation*}
$$

### 2.3. Design consideration

Below 0.5 duty cycle region, the main switches are under hardswitching condition and $\mathrm{I}_{\mathrm{Lm} 1,2}$ has offset, that is, ACF converter loses its own characteristics. Therefore the above 0.5 duty cycle region is preferred for the nominal operation. However, high voltage stress on switch, which is increased as the duty cycle increase, can be more severe problem in this region. Therefore, the nominal duty cycle should be chosen as possible as small to reduce the voltage stress, but should be still above 0.5 . The below 0.5 duty cycle region can be used for the regulation in discontinuous conduction mode (DCM) and for the soft start-up.

## 3. Simulation Results

To verify the validity of proposed converter, a $300-\mathrm{W}$ converter prototype with $320 \sim 390-\mathrm{Vdc}$ input and 48 -Vdc output operating at $100-\mathrm{kHz}$ has been built. To utilize $600-\mathrm{V}$ switch with $10 \%$ margin, the nominal duty cycle at the maximum input voltage $390-\mathrm{Vdc}$ is selected at about 0.55 . The proposed converter has the following parameters: transformer turn ratio $\mathrm{n}=38 / 18$, transformer magnetizing inductance $\mathrm{L}_{\mathrm{M} 1}=\mathrm{L}_{\mathrm{M} 2}=1.5 \mathrm{mH}$, transformer leakage inductance $\mathrm{L}_{\mathrm{kg} 1}, \mathrm{~L}_{\mathrm{kkg} 2}=7 \mathrm{uH}$, output inductors $\mathrm{L}_{\mathrm{o} 1}=\mathrm{L}_{\mathrm{o} 2}=150 \mathrm{uH}$,

Fig. 5 shows the key simulation waveforms of $\mathrm{D}>0.5$ operation. The entire waveforms are agreed well with theoretical analysis. It can be observed that $\mathrm{I}_{\mathrm{Lm} 1}$ and $\mathrm{I}_{\mathrm{Lm} 2}$ flow through $\mathrm{I}_{\mathrm{Q} 2}$ and $\mathrm{I}_{\mathrm{Q} 1}$, respectively, during the transformer reset action. In case of that $\mathrm{V}_{\mathrm{S}}=385-\mathrm{Vdc}$, the voltage stress on switch is about $440-\mathrm{V}$ as shown in Fig. 5(a), and in case of that $\mathrm{V}_{\mathrm{S}}=320 \mathrm{~V}-\mathrm{dc}$, the voltage stress reaches up to $510-\mathrm{Vdc}$ as shown in Fig. 5(b). Fig. 6 presents the operation in $\mathrm{D}<0.5$ operation, where the voltage stress on switch is clamped to $\mathrm{V}_{\mathrm{S}}$, i.e., $385-\mathrm{Vdc}$.

## 4. Conclusions

IF converter is one of the attractive approaches in high power applications for its distributed devices stress and small filter size. However, high voltage stress on switch is heavy burden in high input voltage applications. Moreover, each forward converter needs its own transformer reset circuit. To relieve these problems, a new IF converter, that is suitable for high input voltage applications with simple structure, is proposed. By adopting the series-input structure, the voltage stresses on switches are distributed while the parallel-output structure enables the high output current capability. Moreover, two forward converters share one common ACC, its structure is simplified. Therefore, the proposed converter is promising for high input voltage applications with high efficiency, low cost, and simple structure.

## Reference

[1] R. W. Erickson and D. Masksimovic, Fundamentals of Power electronics, ${ }^{\text {nd }}$ Ed., John Wiley, New York, USA, 1950, pp. 39-55.
[2] F. D. Tan, "The forward converter: from the classic to the contemporary," in Proc. IEEE APEC, 2002, pp. 857-863.
[3] A. Acik and I. Cadirci, "Active clamped ZVS forward converter with soft-switched synchronous rectifier for high efficiency, low output voltage applications," in Proc. IEE Electr. Power Appl., vol. 150, no. 2, pp. 165-175, Mar., 2003.
[4] B. A. Miwa, D. M. Otten, and M. F. Schlecht, "High efficiency power factor correction using interleaving techniques," in Proc. IEEE. APEC, 1992, pp. 557-568.
[5] M. T. Zhang, M. M. Jovanovic, and F. C. Lee, "Analysis and

(b)

Fig. 5 Key simulation waveforms of $\mathrm{D}>0.5$ operation. (a) $\mathrm{V}_{\mathrm{S}}=385 \mathrm{~V}$ dc. (b) $\mathrm{V}_{\mathrm{S}}=320-\mathrm{Vdc}$.


Fig. 6 Key simulation waveforms of $\mathrm{D}<0.5$ operation.
evaluation of interleaving technique in forward converters," IEEE Trans. Power Electronics, vol. 13, no. 4, pp.690-698, Jul., 1998.

