

## AA03

### Current Status and Future Outlook of STT-RAM Technology

Alexander Driskill-Smith\*

Grandis, Inc., 1123 Cadillac Court, Milpitas, California 95035, U.S.A.

\*Corresponding author: e-mail: alexander.driskill-smith@grandisinc.com

Non-volatile STT-RAM (spin-transfer torque random access memory) is a new memory technology that combines the capacity and cost benefits of DRAM, the fast read and write performance of SRAM and the non-volatility of Flash with essentially unlimited endurance. It has excellent write selectivity, excellent scalability beyond the 45 nm technology node, low power consumption and a simpler architecture and manufacturing process than first-generation, field-switched MRAM. It has the potential to revolutionize the performance of electronic products in many areas, create new sectors in the semiconductor industry and give rise to entirely new products not yet envisaged.

This paper will describe the current status of STT-RAM memory technology, discuss the key technical issues involved in its commercialization, and outline future potential applications and products. Recent, dramatic advances in STT write current density reduction [1-3] have made it possible to design single-level STT-RAM unit cells as small as  $6 F^2$ , where  $F$  is the minimum feature size, making STT-RAM's density not just superior to SRAM, but also competitive with DRAM and NOR Flash; even smaller unit cells may be possible in the future with multi-level architectures [4]. The principles of MTJ design and materials optimization to achieve low write current, while at the same time maintaining high thermal stability, will be presented, as will details of MTJ integration with standard CMOS processes to form STT-RAM memory arrays. Specific aspects of STT-RAM chip performance at the 90 nm technology node will also be presented and discussed, including write voltage distribution, thermal stability and data retention, MTJ barrier reliability and endurance, and read disturb. Finally, an analysis of STT-RAM scalability will be presented, outlining the trends in write current and thermal stability at the 45 nm technology node and beyond, and the future prospects for STT-RAM incorporating MTJs with perpendicular magnetic anisotropy (PMA) [5].

#### REFERENCES

- [1] Z. Diao, et al., Appl. Phys. Lett. **87**, 232502 (2005); J. Phys.: Condens. Matter **19**, 165209 (2007).
- [2] Y. Huai, et al., Appl. Phys. Lett. **87**, 222510 (2005); Z. Diao, et al., Appl. Phys. Lett. **90**, 132508 (2007).
- [3] Grandis U.S. patents 6958927, 7057921 and 7088609.
- [4] Grandis U.S. patent 6985385.
- [5] Grandis U.S. patents 6967863 and 6992359.

## AA04

### Good Scalability of Study of Spin Torque Transfer MRAMs with Perpendicular Magnetization MTJs

H. Yoda<sup>1\*</sup>, T. Kishi<sup>1</sup>, T. Nagase<sup>1</sup>, M. Yoshikawa<sup>1</sup>, E. Kitagawa<sup>1</sup>, T. Daibou<sup>1</sup>, K. Nishiyama<sup>1</sup>, T. Kai<sup>1</sup>, N. Shimomura<sup>1</sup>, M. Nakayama<sup>1</sup>, M. Amano<sup>1</sup>, H. Aikawa<sup>1</sup>, S. Takahashi<sup>1</sup>, S. Ikegawa<sup>1</sup>, M. Nagamine<sup>1</sup>, J. Ozeki<sup>1</sup>, S. Yuasa<sup>2</sup>, Y. Nakatani<sup>3</sup>, M. Oogane<sup>4</sup>, Y. Ando<sup>4</sup>, Y. Suzuki<sup>5</sup>, T. Miyazaki<sup>6</sup>, and K. Ando<sup>2</sup>

<sup>1</sup>Corporate R & D Center, Toshiba Corporation

<sup>2</sup>Nanoelectronics Research Institute, AIST

<sup>3</sup>Department of Computer Science, The University of Electro-Communications

<sup>4</sup>Department of Applied Physics, Tohoku University

<sup>5</sup>Department of Materials Engineering Science, Osaka University

<sup>6</sup>WPI Advanced Institute for Materials Research, Tohoku University

\*Corresponding author: e-mail: hk.yoda@toshiba.co.jp

TMR elements with perpendicular magnetization (P-TMR) were proposed to have a potential to have small critical switching current ( $I_c$ ) [1],[2],[3][4]. P-TMR was proved to have 3-5 times more efficiency than those with longitudinal magnetization [5],[6],[7],[8]. However, the  $I_c$  was still over 200 micro-amperes for a 100nm diameter element which was too large for a gigabit density memory. Recently, further reduction in the  $I_c$  was reported [9]. The  $I_c$  for 50nm diameter element was only about 50 micro-amperes.

In this talk, scalability in non-volatility and in switching speed, and in switching current will be also addressed and concluded that P-TMR will be a promising solution for a scalable giga bits density non-volatile random access memory.

#### REFERENCES

- [1] H. Meng and Jiang-Ping Wang, *Appl Phys. Lett.*, **88**, pp 172506, 2006.
- [2] S. Mangin, D. Ravelosona, J. A. Katine, M. J. Carey, B.D. Terris, and E. E. Fullerton, "Current-induced magnetization reversal in nanopyllars with perpendicular anisotropy," *Nat. Mater.*, vol. 5, pp. 210-215, 2006.
- [3] X. Zhu and J.G. Zhu, "Effect of damping constant on magnetic switching in spin torque driven perpendicular MRAM," *IEEE Trans. On Mag.*, VOL.43, No.6, 2007.
- [4] K. Yakushiji *et al.*, *Abstract of 52<sup>nd</sup> Annual Conference on Magnetism and Magnetic Materials*, BB-01, p.78(2007).
- [5] H. Yoda *et al.*, 7<sup>th</sup> IWFIPT, Session IIIc.
- [6] M. Nakayama, T. Kai, N. Shimomura, M. Amano, E. Kitagawa, T. Nagase, M. Yoshikawa, T. Kishi, S. Ikegawa, and H. Yoda, "Spin transfer switching in TbCoFe/CoFeB/MgO/CoFeB/TbCoFe magnetic tunnel junctions with perpendicular magnetic anisotropy," *J. Appl. Phys.* vol. 103, 07A710, 2008.
- [7] T. Nagase, K. Nishiyama, M. Nakayama, N. Shimomura, M. Amano, T. Kishi, and H. Yoda, "Spin transfer torque switching in perpendicular magnetic tunnel junctions with Co based multilayer," *American Physical Society March meeting 2008, New Orleans, LA, to be submitted.*
- [8] H. Yoda *et al.*, *Intermag 2008 digest book*, FA-04, pp. 1024.
- [9] H. Yoda *et al.*, ECS 2008 to be presented.

Part of this work is supported by NEDO.