Advanced Packaging Technologies in Japan

Itsuo Watanabe

(Hitachi Chemical /Japan)


ISMP2006 October 11, 2006

Advanced Packaging Technologies in Japan

Itsuo Watanabe Former IMAPS Japan President Hitachi Chemical Co.,Ltd.

Sei-ichi Denda Former IMAPS ALC President Nagano Prefectural Institute of Technology


- 1. System Package Technologies in Japan
- 2. Through Si Technologies
- 3. Thin Si Wafer Technologies
- 4. New Wiring using Ink- jet Printing





Increasing Packaging Consortium in Japan


- SIP Consortium
- EWLP (Embedded Wafer Level Packaging) Consortium
- Yokohama High Density Packaging Consortium
- Micro-joining Research Committee


Example of Various SiP Technologies











- 1. System Package Technologies in Japan
- 2. Through Si Technologies
- 3. Thin Si Wafer Technologies
- 4. New Wiring using Ink- jet Printing

Chip connection

Wirebond

1st Generation

Flipchip 2nd Generation

Through hole 3rd Generation








Chip size and area restriction


One chip only

No limit to chip stack

Smaller package area

Silicon through hole





- -Stands higher temperature, 400 degrees C
- •Low thermal expansion Si, 4ppm
- •High insulation of SiO2 few M Ω
- -Accurate dimension 5um
- -Small diameter 20um
- •Thickness 50um
- Good HF characteristics
- MEMS technology


Major applications

Through vias for active chips


Low resistivity silicon
Process temp. below 250 degrees C
High density finer holes

Package interposer

Arbitrary silicon resistivity
Stands high temp. 400-600 degrees C
Larger process freedom



Bosch process RIE deep etching




Dr.Franz Laemer, Bosch GmbH


High rate deep RIE development

Basic pararell plate RIE, 0.2um/m
Bosch Process, 3um/m
NLD, Ulvac, 20um/m
ICP RIE, Sumitomo-STS, Bosch2, 25um/m
ICP Canon-Alcatel
ICP Samco, Bosch2
ICP DSE, Unaxis, Bosch2, 20um/m
Magnetron RIE, Epson, 45um/min


ICP:Inductively coupled plasma
NLD: magnetic neutral loop discharge

Cu Plating on the Through hole






Gold bump squeeze-in at RT Hitachi-Renesas




- 1. System Package Technologies in Japan
- 2. Through Si Technologies
- 3. Thin Si Wafer Technologies
- 4. New Wiring using Ink- jet Printing

Warpage of Thin Si Wafer (Bimetallic Effect)




50um thickness of Si Wafer (by Shinko Electric Industries)



CTE (Si):4ppm (SiO2):0.5-12ppm

Edge Chipping during Dicing



Elimination of Warpage Issue of Thin Wafer


Courtesy of Disco



Thicken the edge of thin Si wafer

- 1. System Package Technologies in Japan
- 2. Through Si Technologies
- 3. Thin Si Wafer Technologies
- 4. New Wiring using Ink- jet Printing

Mask free Metallizing by Inkjet Printing Technology



Sectional Shape of Circuit

Metal Wiring

.

Ideal Shape
Aspect Ratio:0.5



Accurate sectional area is Important.

Ink-jet Wiring

Continuous Dotting Shape



Shape variation due to the difference of surface adhesion strength Screen Printing, Dispensing Wiring

Change of Shape by annealing



Thickness reduction due to drying or annealing

