Compensation of Addressing Time at High Temperature in ac PDP.

  • Choi, Joon-Young (Department of Electrical Engineering, Pusan National University) ;
  • An, Jung-Soo (Department of Electrical Engineering, Pusan National University) ;
  • Kim, Hun-Hee (Department of Electrical Engineering, Pusan National University) ;
  • Lee, Ho-Jun (Department of Electrical Engineering, Pusan National University) ;
  • Lee, Hea-Jun (Department of Electrical Engineering, Pusan National University) ;
  • Kim, Dong-Hyun (Department of Electrical Engineering, Pusan National University) ;
  • Park, Chung-Hoo (Department of Electrical Engineering, Pusan National University)
  • Published : 2004.08.23

Abstract

Misfiring is often observed during the high temperature quality assurance test of plasma display panel. This limits the productivity of PDP industry. In this paper, experimental observations on the misfiring at high panel temperature have been performed through time dependent discharge light output and static margin measurement. For the high temperature condition, firing voltage increment is found in both surface and facing discharges. This in turn increases time lag in address discharge, and results in increment of misfiring probability. In order to reduce this kind of misfiring, a new method that applies automatically different slope of ramp erasing pulse on the common electrode according to temperature variation is proposed. The experimental results show that controlling the slope of ramp erasing pulse is quite effective for compensating temperature-dependent variation of reset and address discharge.

Keywords