# PCB Pad finish 방법에 따른 solder의 Board level joint reliability

이 왕 주 (삼성전자(주))

## Board level joint reliability of differently finished PWB pad

W. J. Lee/H. J. Moon/Y. H. Kim\*

Interconnect Product & Technology

Development Team

Samsung Electronics Co.,Ltd

Y. H. Kim\*; Div. Of Material Science & Technology, Hanyang University, Seoul, 133-791, Korea

**Interconnect Product & Technology** 



# Part I General Knowledge of Board Level Joint Reliability



#### Introduction

- ☐ The reliability of the solder joint of electronic components to the PCB may be required not only extensive physical stress testing but also high reliable joint quality by customers.
- ☐ The stress testing is to;


  Qualify products for specific use categories and/or for specific use environments.


**Interconnect Product & Technology** 



#### Why BLR?


- ☐ Most packages are using as board mounted environment.
- ☐ Customers require component reliability as well as BLR.







#### BLR Test items & conditions



- ☐ BLR Test Items and Conditions vary according to user's environment /requirements.
- ✓ For Handheld Devices
   Drop Test / Shock and Vibration Test are important
- ✓ For In-house Devices

  Lifetime test is more important than mechanical test.


Interconnect Product & Technology




#### Failures of BL-SJR

☐ Failure by Thermal Stress

CTE mismatch between package and PCB induces thermal stress during TC and the thermal stress cause Solder Joint Crack.








Low Temp




#### ☐ Failure by Voids







Failure by void






#### **Interconnect Product & Technology**




#### ☐ Internal structure of void






#### ☐ Au Embrittlement




Au atoms in the solder ball reversely diffuse into Ni3Sn4 IMC and form weak interface between (Au, Ni)3SN4 and Ni3Sn4 which causes the ball come-off failure.



**Interconnect Product & Technology** 



#### ☐ Failure by Mechanical Stress



✓ Crack by drop(Impact) usually occurs at interface between Pad and IMC



✓ Crack by bending usually occurs at interface between IMC and bulk solder



#### Crack Driving Factors

- □ Global CTE Mismatch between Package and Board
   □ Pad Structure (SMD,NSMD), Pad finish
   (OSP, Ni/Au finished)
   □ Mounting Type (Single, Staggered, Dual)
   □ Chip, Package Dimension
   □ Solder Composition, Thickness of IMC
- ☐ Solder material (Elastic, Plastic & Creep Behavior)


**Interconnect Product & Technology** 



### General Solutions for Improving Solder Joint Rel.

☐ Stress Simulation

 $(Cu_6Sn_5, Ni_3Sn_4 \text{ etc.})$ 





#### ☐ CTE Matching

- ✓ Package CTE ↑
- ✓ Board CTE ↓

L C/L

Strain  $\propto \Delta CTE^*\Delta T^* \frac{L}{L}$ 

- **■** Increasing CTE of Package
  - √ Chip Portion ↓ (Size and/or Thickness)
  - ✓ PCB Substrate Portion ↑ (Thickness)
  - ✓ Use Large CTE EMC
- Decreasing CTE of Board


#### **Interconnect Product & Technology**



- □ Solder Joint Size and Shape
  - ✓ Joint Height ↑
  - ✓ Joint Shape Optimization
  - Joint Height and Shape
    - ✓ Increase ball height as high as possible
  - **■** Joint Strength
    - ✓ Solder Strength : SnPb < SnAg, SnAgCu...
    - ✓ Ball Land Design: Land Size, SMD vs. NSMD



#### $\Box$ Temperature Range( $\Delta T$ )



 $\Delta$  T increase  $\rightarrow$  TC life decrease

For equal  $\Delta$  T, The higher  $T_{max}$  (or  $T_{min}$ ), The less TC life.


ex) 0~125°C < -25~100°C < -50~75°C  $\rightarrow$  Better SJR

#### **Interconnect Product & Technology**




#### ☐ Chip size and Chip thickness

#### ✓ Chip Size



#### ✓ Chip thickness






#### □ NSMD vs. SMD for TC

✓ Generally, the ranks for T/C test is as follows,

PKG-Board : N-N > N-S > S-N > S-S




**Interconnect Product & Technology** 




#### ☐ Solder composition

#### Comparison of Weibull distribution

- ✓ Leaded/Leaded paste(× 1.0 )
- ✓ Leadfree/Leadfree paste (× 2.5 )
- ✓ Leadfree/leaded paste(× 2.3 )






#### ☐ NSMD vs. SMD for Bending

✓ Generally, the ranks for Bending test is as follows,

PKG-Board : S-S > S-N > N-N or N-S




**Interconnect Product & Technology** 



#### ☐ Pad size of Package and Board


✓ Pad Ratio Simulation



- Pad Ratio  $\downarrow$  Package vs. PCB stress balance  $\rightarrow$  Life Time  $\uparrow$ 
  - Package Pad Size(a) > PCB Side(b) → Life Time ↑




#### ☐ Solder properties



$$\frac{d\varepsilon_{cr}}{dt} = A[\sinh(B\sigma)]^{n} \exp\left(-\frac{Q}{RT}\right)$$

Time dependent creep behavior

Sn96.5Ag3.5 > Sn62Pb36Ag2 > Sn-Pb



$$\varepsilon_{pl} = C \left(\frac{\sigma}{G}\right)^m$$


**Time-Independent Plastic Flow** 

Lead-free << Leaded

**Interconnect Product & Technology** 



#### ☐ Creep & Plastic Behavior



- ✓ Creep Damage > Plastic Damage
- ✓ Solder Ball Damage for TC : Leaded > Lead free( x 1.5~2)
  - \* Plastic behavior has little relation to T/C



#### ☐ Linear properties of Lead-free Solder

#### Elastic Modulus




Fig. 2: Temperature dependent Young's moduli of some solders (6-10)

- s [6-10]

  Lun, J. H., Pao, Yi-Hsin, "Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies". McGraw-Hill, New York, 1997, p. 120.

  Biglari, M. H., Oady, M., Ond, M. A., Davis, P., "Pb-Free Solders Based on SangCu, SrndgBi, SnCu and SnCu for Wave Soldering of Electronic Assemblies", Proc. Electronics Goes Green 2000+, Berlin, Germany. Sept. 11-13, pp. 73-82.

  Darvaux, R., Banerji, K., Mawer, A., Dody, G., "Reliability of Plastic Ball Grid Array Assembly" in Ball Grid Array Technology (ed. J. L. Lau), McGraw-Hill, New York, 1995, pp. 379-442.

  Private Communication (TU Wien).

  Lau, J. H., Chang, Ch., "TMA, DMA, DSC, and TGA of Lead Free Solders", Proc. ECTC, 1998, pp. 1339-1344

#### Shear Modulus Sn82Pb36Ag2/Sn60Pb4 Sn96.5Ag3.5 Shear Modulus 15000

✓ E leadfree > E leaded

Temperature (°C)

 $\checkmark \Delta \sigma = \mathbf{E}. \epsilon$ 


for Vibration Leaded > Lead

free

**Interconnect Product & Technology** 



#### **□** Mounting Type










Life Time:

Single > Staggered Mounting > Double Mounting



#### ☐ Solder Ball Size

✓ TC life is proportional to ball diameter.




**Interconnect Product & Technology** 



#### ☐ Dummy Balls

✓ Dummy Ball → SJR increase

Dummy balls located on near weak balls are more effective





#### Design Concept for SJR

U	Consider ball geometry including support ball for test socket issue, die cracking by handling damage, etc.
	Minimize the crack driving force.
	Maximize the crack resistance force.
	Reduce the variance of joint lifetime using by robust design and quality control.

**Interconnect Product & Technology** 



# Part II Board Level Joint Reliability Evaluation for pad finishes

SAMSUNG

#### Evaluation Scope


- ☐ Evaluation combinations
  - ✓ Package and Board pad finish
    - Au/Ni(Component) OSP/ENIG (Board)
  - ✓ Solder alloys
    - SAC lead free solder
- ☐ Testing Methods
  - ✓ Impact Test (Simulate Drop Test)
  - ✓ Bending Fatigue Test


#### **Interconnect Product & Technology**




#### Pad designs and finishes

☐ Pad Designs






☐ Pad Finishes




Au/Ni finish



**OSP** fifnish



#### Overview of SMT Process



**Brief process flow of SMT** 

- ☐ Use normal reflow profile for lead free solder alloy
- ☐ Heating and cooling rates are moderately selected according to published data and convection type equipment was used.


**Interconnect Product & Technology** 



#### Result of Impact Test

Split #	Component	Solder	Board	Drop Test
Α	Ni/Au	SAC	OSP	F
В			ENIG	G
С	Ni/Au	Sn-Pb	OSP	E
D			ENIG	G


Probability Plot for SnPb\_NiAu-SAC\_NiAu
Welbull Distribution - ML Estimales
Complete Data





#### Failure Analysis (Ni/Au-OSP)


- ✓ The brittle fracture occurred at very low Impact cycle in lead free solder-OSP combination
- ✓ Ni rich Ni-Cu-Sn IMC layer is so thin as 0.1~0.2 \( \mu \) thick and Cu rich Cu-Ni-Sn IMC layers is as thick as about 2~8 \( \mu \).
- ✓ The brittle fracture occurred between the two different IMC



Interconnect Product & Technology

SAMSUNG

#### Fractured Surface Analysis





#### Questions!


- Does the brittle fracture really occurred between the two IMC layers? Or between pad and IMC?
- ☐ What's the main source of Cu6Sn5 IMC formation on Ni3Sn4 IMC layer? Does it Cu in solder alloy? Cu in OSP pad?

#### **Interconnect Product & Technology**



#### IMC analysis for EOL

☐ Au/Ni-SAC interfacial reaction





- ✓ IMC Thickness is about  $2~5\mu$ m
- ✓ (Ni,Cu)3Sn4 and (Cu,Ni)6Sn5 IMCs are detected by EDX. But they were not distinguished by SEM image.



#### IMC Analysis for as reflowed

The red circled layer is strongly assumed as Ni3Sn4 or (Ni,Cu)3Sn4 by the EDX spectrum. But no certain evidence is found by DP Peak






**Interconnect Product & Technology** 



#### Effect of solder alloy/Board finish for Impact test

Split #	Component	Solder	Board	Drop Test
1	Ni/Au	SAC	OSP	Fail
2			Ni/Au	Good
3	Ni/Au	Sn-Pb	OSP	Good
4			Ni/Au	Good




**□** Dominant Factor: Cu Composition in Solder Alloy?




#### Diffusion of Cu atoms

#### ☐ Cu contents variation in bulk solder(Sn-Ag)




	Left	Center	Right
Тор	9.30	8.05	9.53
Mid	1.56	2.78	1.33
Bot	3.09	3.65	2.95



- ✓ Surface diffusion is dominant and much faster than inter-diffusion during soldering.
- ✓ The highest Cu % detected at top side of the ball and it can be considered as evidence that Cu in IMC is from OSP pad.


**Interconnect Product & Technology** 







### Bending Impact Test (deflection 3.5mm)



#### **Interconnect Product & Technology**

SAMSUNG

#### Summary

- In the case of Ni/Au finished pad on the package side, the solder joint of SnAgCu system can bring brittle fracture under impact load such as drop test. Therefore, it's difficult to prevent the brittle fracture of lead-free solder, by controlling Cu content.
- The failure locus existing on the interface between (Ni,Cu)<sub>3</sub>Sn<sub>4</sub> and (Cu,Ni)<sub>6</sub>Sn<sub>5</sub> IMC layers must be changed to other site in order to avoid brittle fracture due to impact load.
- ☐ It was not found any clear evidence that there were two IMC layers exist. But it was strongly assumed there were two layers which have different Cu-Ni composition.
- ☐ From the above analysis it was assumed that Cu atom in the solder alloy or substrate seemed to affect IMC composition and cause to IMC brittle fracture.

gy (