대한전기학회:학술대회논문집 (Proceedings of the KIEE Conference)

대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

Bluetooth용 CMOS Fractional-N 주파수 합성기의 설계

Design of CMOS Fractional-N Frequency Synthesizer for Bluetooth system

  • 이상진 (경북대학교 전자공학과) ;
  • 이주상 (경북대학교 전자공학과) ;
  • 유상대 (경북대학교 전자전기컴퓨터학부)
  • 발행 : 2003.11.21
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we have designed the fractional-N frequency synthesizer for bluetooth system using 0.35-um CMOS technology and 3.3-V single power supply. The designed synthesizer consist of phase-frequency detector (PFD), charge pump, loop filter, voltage controlled oscillator (VCO), frequency divider, and sigma-delta modulator. A dead zone free PFD is used and a modified charge pump having active cascode transistors is used. A Multi-modulus prescaler having CML D flip-flop is used and VCO having a tuning range from 746 MHz to 2.632 GHz at 3.3 V power supply is used. Total power dissipation is 32 mW and phase noise is -118 dBc/Hz at 1 MHz offset.

키워드