## 초미세 메모리 커페시터의 전극형성을 위한 식각 기술 Patterning issues for the fabrication of sub-micron memory capacitors' electrodes

<u>김현우</u> 인하대학교 재료공학부 (hwkim@inha.ac.kr)

This paper describes some of the key issues associated with the patterning of metal electrodes of sub-micron (especially at the critical dimension (CD) of  $0.15~\mu m$ ) dynamic random access memory (DRAM) devices. Due to reactive ion etching (RIE) lag, the Pt etch rate decreased drastically below the CD of  $0.20~\mu m$  and thus the storage node electrode with the CD of  $0.15~\mu m$  could not be fabricated using the Pt electrodes. Accordingly, we have proposed novel techniques to surmount the above difficulties. The Ru electrode for the stack-type structure is introduced and alternative schemes based on the introduction of the concave-type structure using Pt or Ru as an electrode material are outlined.