

**Unique New Packaging  
Technology of  
Semiconductor by High  
Performance  
Encapsulation Epoxy Resin  
and VPES (Vacuum Printing  
Encapsulation Systems)**

**Atsushi Okuno**  
(Sanyu Rec Co., Ltd. / Korea)



Unique New packaging of Semiconductor Packaging Technology  
High performance by Encapsulation Epoxy Resin  
and VPES(Vacuum Printing Encapsulation Systems)

**Atsushi Okuno**

**IEEE Senior Member**

**SANYU REC CO., LTD.**

**5-1,3Chome,Doucho,Takatsuki-shi,Osaka,Japan.  
Tel:+81-726-69-5231 Fax:+81-726-69-5230**


SANYU REC CO.,LTD.



- 1. Process of PES and VPES**
- 2. Comparing with Conventional Technology**
- 3. Component technologies of PES and VPES**
  - 3-1. Special Stencil**
  - 3-2. Equipment**
  - 3-3. Liquid Encapsulation Resin**
- 4. Applications of PES and VPES**

# Process Comparison of & VPES


## Process



Reduction of procedure for de-void

Available to the usage of high viscosity resin by printing during heat (patent)

## VPES Process



# & VPES Features and Effects

## Compare to dispenser method

**Production of a large number of units at one time**



- Excellent of large mass production
- TAB :2,700UPH
- Smart Card:4,000UPH

**Stencil changing**



- Easy to control packaging shape
- Easy to change model

**Available to the resin of large scale viscosity**



- Easy to resin development
- Easy to meet the request

# & VPES **Features and Effects**

## **Compare to transfer mold method**

**No need metal die**



- Reduction of initial investment
- Adapt to a small quantity and a large number types
- Short delivery time

**No need heat and pressure process**



- Without restriction of interposer
- Low cost

**Low resin loss**




- Low cost
- Without environment problem

# & VPES **Construction**


**Equipment**

**Liquid resin for packaging**




**Special Stencil**

 **& VPES Special Stencil**




 **& VPES Equipment**



**RES & VPES Liquid resin for packaging**

<b>NPR-100 series</b>	<b>General grade</b>	<b>COB, Smart Card etc.</b>
<b>NRT series</b>	<b>Quick cure High adhesion UV cure style</b>	<b>TAB, thin thickness packaging etc. Smart Card etc.</b>
<b>NOV series</b>		
<b>NPR-700 series</b>	<b>Low warpage High reliability</b>	<b>BGA, CSP, MCM etc.</b>
<b>ES series</b>	<b>Low warpage For ceramic</b>	<b>BGA, CSP, MCM etc.</b>
<b>NF series</b>	<b>High underfill</b>	<b>Module for ceramic board Flip Chip underfill</b>
<b>NLD series</b>	<b>High transparent</b>	<b>LED, others</b>


**Trend of LSI Packages**




**LCD Driver Module**




**SD Card Module**



**LCC Module**



**P-BGA**




SANYU REC CO.,LTD.

SANYU REC CO.,LTD


Used for LCC assembling

**COB with SMD**



High density

**LCC with SMD**





## Merit for LCC assembling


1. Suitable for SMT and reflow soldering with SMD at onetime

2. Failure IC can be repair after inspection





Reduction of percent defective

3. Paper phenol substrate can be used for mother board




Reduction of total cost

 **Table type LS-20GX-B type**




**Semi-auto Printing Encapsulation System (Standard)**




**for TAB**


**LCD Driver**




**T-BGA**



**TAB line**



**TAB Packaging method (Patent)**





**Presupposition**

Capacity

**6IC/7S**

(transportation 2.5 \$  
+ Printing 4.5 \$)

Operation time

**30days × 24h/month**


Productivity ≡

**2.22 Million IC / line**



Product	NRT-930 Series	Remark
Advantage	Snap Curling Type	
Viscosity	50 Pa.s	B type (23°C)
TI	1.0	2rpm./20rpm.
Gelation Time	30 sec.	150°C
Curing Condition	120°C/10 min. + 150°C/1.5 hr.	
Pot Life	3 month	At 5°C
Tg	100°C	TMA
Hardness	> 80	Rockwell M
CTE	33 ppm	TMA
Modulus	900 kg/mm <sup>2</sup>	JIS K6911
Strength	> 200 g/cm	For Uplex

**NRT-930 Peel Strength**





**TAB Reliability Test Result**

Item	A	B	C
<b>Mechanical Strength</b>	<b>Pass</b>	<b>Pass</b>	<b>Pass</b>
<b>Temp. Cycle</b>	-65°C∞150°C 500cycle	-40°C∞125°C 300cycle	-50°C∞150°C 200cycle
<b>TB</b>	125°C/1000hr.		
<b>THB</b>	85°C-85%RH 1000hr.	85°C-85%RH 1000hr.	85°C-85%RH 1000hr.
<b>USPBT</b>			131°C-2atm 40hr.
<b>PCT</b>	125°C-100%RH 96hr.	125°C-2atm. 300hr.	125°C-2atm. 100hr.


for Smart Card

### Smart Card Module




SANYU REC CO.,LTD.


SANYU REC CO.,LTD.




**Smart Card PES Line**



VPES






**Full Automatic VPES**

**Encapsulation Resin for CSP**

Advantage	Low CTE	Low Modulus	Remark
Product	NPR-700 series	ES series	Low Warpage
Viscosity	700 Pa.s	240 Pa.s	B type (23 °C)
TI	1.0	1.2	2 rpm./20 rpm.
Curing Condition	100 °C/1 hr. → 150 °C/3 hr.		
Tg	105 °C	130 °C	TMA
Shear Strength	> 100 kg/cm <sup>2</sup>		A I AI
Hardness	> 100	> 80	Rockwell M
Water Absorption	0.9 %	0.5 %	PCT 2 atm./100 hr.
CTE	10 ppm	25 ppm	TMA
Modulus	2300 kg/mm <sup>2</sup>	300 kg/mm <sup>2</sup>	JIS K6911
Ionic Impurity(Cl)	< 1 ppm		100 °C/20 hr.



# ← & VPES BGA-CSP Process




## VPES BGA Package Reliability Test Result


Test Item		Result
Wire Damage X-Ray		0/20
Voiding C-SAM Through scan		0/50
Peel test SPS internal. Hand peel encap		0%
Moisture sensitivity	JEDEC A-112 Level1	18/22
	JEDEC A-112 Level2	0/22

# ← & VPES W-BGA Process


Encapsulated Both Side by Printing




Structure of W-BGA



After Dicing





## VPES DRAM Package Reliability Test Result (JEDEC STD Test Method A113-B)



Test Item	Result
<b>PCT</b> 121°C/100%RH/2atm /168hr JEDEC A102-B,Cond.D	Pass
<b>Heat cycle test</b> -55°Cto125°C(air to air) 500cycle JEDEC A104-A,Cond.B	Pass
<b>Thermal shock test</b> -55°Cto125°C(liq to liq) 500cycle JEDEC A106-A,Cond.C	Pass
<b>High temp storage test</b> 150°C/ 500hr JEDEC A103-A	Pass

# WLP & VPES WLP Process



## A Critical Review of the Top CSP Patents

By David Feenan and Linda Jadhav, Contributing Editors

Lost year, the U.S. Patent Office issued about 350 patents that could be classified as either ball grid array, chip scale or wafer level. After a careful review, we believe the 10 that follow were among the best.

How did we determine which patents out of 350 were best? Our selection was largely subjective based on our expertise and our knowledge of the literature and the industry. The primary reason for the selection of each patent, however, is disclosed at the front of this paper. The patents are presented in no special order.

### 1. Understanding the Causes of Voids in Solder Joints

This patent is one of our selections because it discloses a general problem that can be encountered by anyone in this industry, and because it explains how the effect can be reduced or eliminated. The package manufacturer can make a package with perfect joints for this same package can fail prematurely due to poor assembly practices.

A standard wafer mounting, solder bumped device to PWBs is to screen-print solder paste on the pads, place the device and reflow it. When heated, the flux in the solder paste volatiles forming bubbles that escape into the atmosphere.

Some of these bubbles, however, remain in the molten solder, since if the bubbles weigh less than the solder, they tend to move on through the molten solder and

collect in the region where the solder is bonded to the package substrate on the chip.

If the solder does not adhere well to the substrate or chip pad, these small bubbles can collect and create a large void.

In this patent, the company studied the effect of if one void in solder joint strain. The results are shown in the accompanying graph. Researcher found that small uniform voids have little impact on strain for modest amounts of solder area. As shown in the accompanying chart, a void area as large as 15.2% of the total solder area had about the same strain as a 2% void area. The strain generated by large concentration voids exacerbated at a much faster rate.

The solution provided in this patent was to prevent the formation of concentration voids by first desorbing the flux, then use a low soldering, which allows more time for the flux vapors to escape, and then decreasing the amount of solder paste to the minimum needed for a good bond.




Figure 1: The effect of void size on solder joint strain.




Figure 2: Strain in a new TAB to illustrate patent ideas.

### 2. Understanding the Role of the Stiffener Used in a TAB Ball Grid Array Package

We selected this patent (Figure 2) again, because it addresses a specific industry problem. It was well recognized and the solution was clearly presented.

It is also an example of how the package designer must understand where and how the packages are to be used to improve yield the entire process.

To be able to handle the TAB Ball Grid Array processing, a stiffener plate is usually attached to the TAB end or vice versa. This stiffener can be made of a laminate or metal, and it is shown

Last year, the U.S. Patent Office issued about 350 patents that could be classified as either ball grid array, chip scale or wafer level. After a careful review, we believe the 10 that follow were among the best.






Figure 5. Wafer-scale package using double bumps

## VPES Flip Chip Process




**Fill in through hole by VPES**

**《Through hole》**




Hole diameter mm  $\phi$  : 0.2  
 PCB thickness mmt : 1.25  
 Aspect ratio : 6.25  
 Paste : Insulation

**《Via hole》**




Hole diameter  $\mu$  m  $\phi$  : 120  
 Hole depth  $\mu$  mt : 120  
 Aspect ratio : 1.0  
 Paste : Ag


半導体を中心としたこれまでの流れ




高密度化  
 カスタム化




# 3DP (Cube Package) への流れ



半導体を中心としたこれからの流れ






サンユレック現行実績



**Current Process**



**LED Display**



SANYU REC CO.,LTD


SANYU REC CO.,LTD.

## ← & VPES LED Process


<b>Comparison of LED dot matrix display between conventional method and ← &amp; VPES</b>	<b>LED lamp</b> 	<b>LED COB</b> 
<b>Display size</b>	96 mm□	96 mm□
<b>Display thickness</b>	31 mm	12 mm
<b>Display weight</b>	160 g	80 g
<b>Dot number</b>	256 dot	576 dot
<b>Viewing angle</b>	70 °	160 °




Mechanism of



3.PCB is down with table.




2.Printing for clean



4.Devoid by Vacuum and Repair Bubble



5.Complention




Semi-automatic type  
Printer for PES  
LS-34GX-PES




Modification for LED in detail

Cleaning System  
for LED Process




Mechanism of VPES<sup>®</sup>



工法別封止作業時間比較 (顧客データ)

※直径3mmピッチ幅4mmドット数16×16ドットマトリックスタイプの場合

	デイスンサー法	PES	VPES
樹脂封止	2,400.0(S)	150.0(S)	200.0(S)
脱泡	90.0(S)	90.0(S)	0.0(S)
検査修正	900.0(S)	360.0(S)	30.0(S)
Total	3,390.0(S)	600.0(S)	230.0(S)



3. LED分野への展開及び実績

実用例 1;案内板





羽田空港バス案内所

SANYU REC CO.,LTD

3. LED分野への展開及び実績

実用例 2;自動改札口





JR東京駅在来線自動改札

SANYU REC CO.,LTD

### 3. LED分野への展開及び実績

#### 実用例3;メッセージボード




自動販売機

SANYU REC CO.,LTD


SANYU REC CO.,LTD.

#### チップ部品型LEDランプ標準外形寸法

##### 上面発光型 (一例)




##### 側面発光型






VPES

を用いたチップ部品型LEDランプ生産実績

発光方向	構造	需要家
上面	<ol style="list-style-type: none"> <li>1. リードフレーム反射板一帯成型</li> <li>2. 基板+反射板 貼付け</li> <li>3. キャビティ基板 (反射板不要)</li> <li>4. 基板のみ (広角発光)</li> </ol>	オプトレックス他 シチズン他 日亜化学他 光波他
側面		シャープ他


上面発光型構造

基板+反射板 貼付け




反射板 一例

《断面構造》




上面発光型構造 キャビティ基板 (反射板不要)




上面発光型構造 基板+反射板、キャビティ基板

《プロセス》

1. D/A W/B



2. 樹脂封止






←<sup>®</sup> VPES<sup>®</sup>

3. 基板カット  
(ダイシング)




上面発光型構造 基板のみ (広角発光)




《断面構造及びプロセス》

1. D/A W/B



2. 樹脂封止 VPES<sup>®</sup> 封止樹脂




3. カット (かまぼこ型チップLED)




上面発光型構造 実用例

フルカラー  
チップLED

バックライト  
<フルカラーLED>  
(Docomo  
SO502i)





3チップ実装  
印刷封止採用




**側面発光型 チップLED プロセス**

1. D/A W/B
2. 樹脂封止+2次モールド
3. カット  
(ダイシング)



**Advanced For LCD Driver Module**


LCD Driver Module for mobile phone ( COB & Backlight )







To the author of the excellent paper



To respectful  
conference session-chairman  
Atsushi Okuno

ISEPT'2001: The Fourth International Symposium on Electronic Packaging Technology  
Aug., 2001 in Beijing  
Excellent paper: High Density Semiconductor Packaging with PES&VPES