Design Procedure for System in Package (SIP) Business

Heung-Kyu Kwon

(Samsung Electronics Co., Ltd./Korea)





Sep. 24, 2003

IPT Development
System LSI Business
Device Solution Network
SAMSUNG ELECTRONICS



Contents

| I . SIP Product Design Flow 3 |
|--|
| II . SIP Package Design Flow 4~9 |
| III. Appendix I (Information for SIP Design) 10~16 |
| IV. Appendix II (Board Level Evaluation) 1 |

IPT Development 2/17

I. SIP Product Design Flow



Customer Requirement, Customer Check List (SIP Provider)



Device specification. Package Form Factor, Reliability/Quality Level (Customer)

Business Agreement Spec. Agreement. **Qualify /Production Plan** (Customer)



Technology, Quality, **Price Suggestion.** (SIP Provider)

- •SIP net-list including die, pad, function & burn-in test information
- Pd / Ti max of Each Devices
- Function, Burn-in, ESD Test Strategy
- KGD Preparation of Memory Devices

Package Solution

- •PKG Structure: Die/PKG Stack, S-b-s
- ·Ass' y Technology: WB, FC
- •Thermal Analysis: Tj, Tc max, Ta max
- Stress Analysis: Package, SJR
- Electrical Analysis: RLC, TD, EMI, etc.

Test & Qualification Solution

- •PKG Test Tech. & Infra
- Qualification Plan

Cost & Price Solution

- · Fab, Package, Test Cost
- Qualification Cost

- PKG Burn-in Tech. & Infra

- Investment

- IC Design ·Modify pad location for PKG design
- •Fix Test Methodology (DA, BIST, BI)
- Confirm Pd / Ti max
- Confirm E/Performance : TD. Noise.
- •Electrical Parameter for SI simulation



SI Simulation (IC Designer)

- Timing Simulation
- Define I/O Capacity
- BIST Simulation
- IBIS Model
- ESD, EMI, SER Consideration

Package Design

- PKG (PCB, L/F) Design & Structure
- · Electrical, Thermal Simulation
- Ass' y Process, Material, Tool, etc.

Test & Qualification Hardware

- Package test hardware
- · Burn-in Test (package or wafer)
- Qualification Hardware

3/17

IPT Development

II. SIP Design Flow



SIP Business Planning

Information (Estimated)

- Quality/test strategy should be confirmed prior to PKG Design.
- · (estimated) die size including scribe lane
- · Bond pad (count) information
- · SIP Block Diagram
- · Required PKG size, PKG cost
- Device Power data (I/O, core)
- · Development Schedule

- · PKG out-dimension
- · Package Thermal performance
- Package Vertical structure
- Assembly Cost
- Development Schedule

Biz Win ~ DR 1~DR 2

Information (Confirmed)

- SIP net-list including die size with scribe lane, pad open, Pl open
- Test, Burn-in methodology
- SIP Product Code
- . (PKG) Rel. items & condition including board level evaluation
- · Device power, Timax, Ta/Tcmax
- Customer set board information
- Development Schedule

DR 2

Information (Final)

- SIP net-list including die information
- · SIP Block Diagram
- · Test, Qual information
- Device Pd / Tj max, Ta/Tcmax
- · Result of full product SI simulation
- PKG hardware plan
- · Test, Qual hardware plan
- Die (wafer) provide plan
- · Development schedule

IPT Development out-put

- Recommend die size

IPT Development out-put

- · Package out-dimension
- Thermal Simulation Data
- · Package vertical structure (Die thick.s)
- Required die quantity for Develop.
- Development Schedule
- Cost & Investment

IPT Development out-put

- PKG/PCB drawing, BD diagram
- · Thermal simulation data
- · SI (Noise, Timing, etc) Simulation
- RLC data for IBIS Model
- Package Vertical Structure
- · Development schedule







SIP Block diagram & Net-list

4/17

IPT Development

2-1. SIP Design (Summary)



- ☐ In order to start SIP Project
 - Marketing (& ASIC team) should present biz planning, schedule, device/SIP specs.,
 in SIP TFT prior to request SIP development for package development project.
 - In order to prevent (PCB) revision, test, burn-in, & quality strategy should be fixed by SIP TFT (PE/Test, QA) prior to request for PKG development.
 - " Target product price/cost, package/ test cost should be delivered and reviewed.
- ☐ Minimum Information for PCB Design, Package Size, and Cost
 - " (Required) package form factor: size, height, type (BGA, QFP), Pin count/pitch
 - " (Estimated) each die size including scribe lane
 - " (Estimated) pad inform.: count, pitch, configuration(in-line/staggered), (open) size
 - " (Estimated) each device (I/O & Core) power (especially for DRAM embedded SIP)
 - # SIP Block diagram, and net-list using excel sheet format
- ☐ Why is the initial evaluation important?
 - The higher logic power resulted in spec. over of DRAM Tjmax. This caused business drop → Thermal simulation of some SIP product is essential in the beginning stage of SIP business planning (or design) stage. (i.e., DRAM embedded SIP)
 - When SIP is developed using discrete packages, the I/O driver Capa. of each device may be so high for SIP. Since I/O driver capa. was optimized to discrete package and set board environment, this resulted in severe noise problem in SIP.
 - → In this case, the electrical performance of product (including PKG) should have been considered (simulated) in the beginning stage of business planning (or design).

IPT Development

5/17



2-2. SIP Design Guide

- ☐ Technical availability
 - SIP quality level and test method should be decided prior to consider PKG solution.
 - ^a SIP net list is the most important for providing fast and exact solution.
 - Confirm of product (device) function, PKG form form factor, reliability & quality level
 - Supplying plan of memory including version change should be confirmed.

☐ Cost & price availability

- Price (cost) is also the most important factor for SIP business.
- SIP cost is strongly dependent on the required quality level and its test strategy.
- in general, SIP has manufacturing cost merit compared with SOC, and also, comparing with discrete packages, SIP has set cost merit in spite of its higher manufacturing cost.
- ☐ Close co-work between customer, marketing, IC & Package engineer
 - To overcome technical limit, close relationship between each parts is required.
 - In case of memory embedded SIP, KGD is essential to get high quality level and low cost. Customer (application) specific test program is essential for getting low cost test program.

IPT Development

2-3. SIP Design Guide II



- □ Key information for SIP design
 - In general, SIP net list including memory device IP may be fixed.
 - Logic device including interface with other dies should be optimized with SIP design.
 - Test capability including function, burn-in, & ESD should be applied to the SIP net list.
 - Aspect ratio and bond pad location of each dies must be adjusted with package design.
 - Pdmax of each device should be re-confirmed (refer to thermal engineering plan file)

□ SIP design using EDA (CAE tool) system

- Signal integrity including timing delay should verified with ASIA and Cubicware.
- SIP performance should be verified based on package (substrate) design with EDA.
- The verification categories are Timing skew, Power Noise, X-talk, EMI, etc.
- SI verification of product level should be carried out by logic designer.
- Product thermal performance & product quality should be proven.

□ Close co-work between customer, IC & Package engineer

- In case of SIP limitation, customer spec, should be revised to get solution.
- It is required for customer to provide exact and detail set information to estimate thermal and mechanical simulation data. This provides the most cost effective SIP solution and win-win profit for each other. (refer to SIP questionnaires and others)

IPT Development

7/17



2-4. SIP Design Guide III

☐ Customer evaluation & qualification sample

- In-time CES (customer engineering sample) delivery
- Strong internal qualification system
- Fast corrective action and feed-back

☐ SIP quality & reliability

- Quality procedure, level, system agreement with customer
- Prepare test program including interface vector, and reliability test infra.
- Prepare production control (trace) system : SIP code, SIP process code.

☐ Close co-work between customer, IC & Package engineer

- Agree qualification plan and schedule for each other.
- Share test results and seek best solution.
- Deliver power measure data on the application set board (refer to thermal file).

IPT Development 8/17



2-5.SIP Design Guide IV

□ Stable product delivery

- In-time volume delivery
- Strong quality control system
- Fast corrective action and feed-back

☐ Low cost solution

- · Pursuit low cost solution endlessly.
- Require close re-work.
- Simplification of test procedure is the best solution for low cost SIP.

☐ Close co-work between customer and SIP maker

- Co-work with customer is essential for test simplification including BI skip.
- Share the profit of cost saving with customer.

IPT Development

9/17

APPENDIX 1: Information for SIP Design



□ Package Form Factor

- Package Dimension, Height, Pin pitch/count, and Package pin net list (Customer)
- SIP net list including test (BI, DA / BIST, ESD) information (SEC: IC Designer)
- Block diagram including pin-out of each devices should be delivered.
- Mechanical information of each devices (die size, pad, scribe lane, PI open/thickness)

□ Package Thermal Performance

- Devices power: I/O & Core (Device designer) respectively
 - ✓ Device operating frequency in application set
 - ✓ Loading capacitance for I/O, Read band width for I/O (Customer)
- Ti max of devices (Device designer), Ta max of application set (Customer)
- Measure the actual deice power (I/O & Core) in the application set (Customer)
- Refresh time spec, of DRAM in application set (Customer)

□ Package Electrical Performance

- Data link speed
- Required timing skew margin, Required Vdd variation
- I/O Model (IBIS or Net-list)
- Set board information, if possible (Customer)

□ Package Reliability & Quality Level

- Product quality level (Customer)
- Product (Package) reliability level, Item, and conditions (Customer)
- · Board level reliability items, condition, and test hardware
- Green package requirement (lead-free, halogen-free, etc)

IPT Development

APPENDIX 1: Information for SIP design



I . Package Form Factor

| ltem | Description | Data (Unit) | Remark |
|--------------------------------------|--|-------------|--------|
| Package Type | BGA, QFP, or Other | | |
| Package Body Size (BGA Type) | Area Dimension | X*Y (mm) | |
| Package Rody Size /Load Frame Type) | Mold Body Area | X*Y (mm) | |
| Package Body Size (Lead Frame Type) | Area with Output Pin | X*Y (mm) | |
| Package Height (BGA Type) | Total Height including Ball | (mm) | |
| | Mold Thickness | (mm) | |
| Package Height (L/F Type, i.e., QFP) | Height Including Output Pin Stand-off | (mm) | |
| Output Pin Count | | (ea) | |
| Output Pin Pitch | | (mm) | |

IPT Development

11/17



II. Package Thermal Characteristics

| Item | Description | Data (Unit) | Remark |
|---|---------------|-------------|----------------------------|
| SIP Thermal Performance | Tj | (℃/W) | In the steady ambient tem. |
| SIP Mermai Performance | Τj | (%/W) | In the steady ambient tem. |
| Maximum Junction Temperature of Each Devices | Tjmax | (3) | |
| Maximum Ambient Temperature of Thermal Test | Tamax | (%) | |
| Pdmax of ICs, | Each Core IPs | (mV), | |
| Operating Voltage | Each I/Os | (mV) | |
| Max. Operating Frequency of ICs in Application | Frequency | (MHz) | |

- Package design stage : requires estimated power of each cores and I/Os.
- Thermal characterization stage: requires measured power of each cores and I/Os.
- Each dimensions of I/Os & cores on die should be delivered in the design stage.
- In the case of power data, details of calculation procedure should be delivered.

IPT Development

III. IC Information (Logic)

|--|

| ltem | Description | Data (Unit) | Remark/Example |
|--|-----------------------|---------------|-------------------------|
| | Clock Speed | | Description of Function |
| | Power | (mV) | |
| Each Core IP | Tjmax of each core IP | τ | |
| | Each Dimension(X*Y) | (<i>μ</i> m) | Drawing on die |
| (Each) I/O information | Power, Dimension | (mV), (#m) | |
| Die Size | X * Y axis | (µm) | |
| Scribe Lane Width | X * Y axis | (<i>μ</i> m) | |
| Bond Pad count | Pad # of each device | ea | · |
| Bond Pad Pitch | In-line or Staggered | (<i>μ</i> m) | 70µm, 35/70µm |
| Bond Pad Size | X×Y | (<i>µ</i> m) | |
| Space between pad open and scribe lane | | (<i>µ</i> m) | |
| Bond Pad Size | X×Y | (<i>μ</i> m) | |

SIP net - list including interface with other devices and considering package test should be delivered using excel format. The pad coordinates of each devices also should be included.

IPT Development

13/17

IV. SIP Net-list (Including SIP Block Diagram)



☐ To provide device information (excel format)

- Die stepping size including scribe lane.
- Bond pad coordinates including its function
- Bond pad size, Space between bond pad and scribe lane

☐ To provide interface information between devices in SIP

- Interface information of pads of devices should be expressed by block diagram.
- Interface information should be expressed in SIP net list using excel format also.
- According to the PCB lay-out, PCB designer can request change of the pad location of device (logic) and modification of die aspect ratio.

☐ To provide package pin-out information for function test, burn-in test, reliability test

- According to the test strategy, SIP designer should deliver the net-list information including the function, burn-in, reliability (ESD, EMI, etc) level tests to package team.
- In case of memory devices in SIP, KGD is essential to get high quality level and low cost. Customer (application) specific test program is essential for getting KGD and low cost test program.

IPT Development

V. IC Information (Memory: SDRAM/ Flash/ SRAM/ UtRAM)

| Item | Description | Data (Unit) | Example / Remark |
|--------------------------------------|----------------------|---------------|---------------------------------|
| | Density | Mb | 64Mb, 128Mb, 256Mb |
| Memory Spec. | Bit Organization | × | ×8, ×16, ×32 |
| Die Size | X * Y axis | (<i>µ</i> m) | |
| (Each) I/O Information | Power, Dimension | (mV), (μm) | |
| Each Core Information | Power, Dimension | (mV), (#m) | |
| Tjmax of each core | | r | |
| Scribe Line Width | X * Y axis | (<i>μ</i> m) | |
| Distance between pad and scribe lane | | (<i>μ</i> m) | |
| Pad count | Pad # of each device | ea | |
| Pad Pitch | In-line or Staggered | (<i>μ</i> m) | 70 m In-line, 35/70 m staggered |
| Pad Size | X×Y | (µm) | |

[•] Memory net list should be delivered using excel format.

IPT Development

15/17

VI. Quality (Reliability) Requirement



| Item | Description | Requirement | Example/Remark |
|---|--|-------------|--|
| | Bake | | 125°C, 24hrs |
| Precondition Test | TC 5 cycle | | -65 ~ 150 ℃, Dwell: 10 min/ transition: < 5 min |
| | Soak Level | | Level (85°C/ 85RH, 168hrs) |
| | Peak IR Temp. | | 220(leaded), 240, 260(leadfree) ℃ |
| Temperature Cycling Test | Temp. range, cycle, Temp. change | | -65 ~ 150°C, 500 cycles, Dwell 13 min/ Transition 2 min |
| Pressure Cooker Test | Temp., Duration R- Humidity | | 121℃, 2 atm, 100% RH, 192 hrs, un-saturation |
| High Temperature Storage Test | Temperature, Duration | | 150°C, 0.5K hrs (1K hrs Monitor) |
| Highly Accelerated Temperature and Humidity Stress Test | Temperature, R- Humidity, Duration | | 130°C, 85% RH, 192 hrs, unbiased |
| Temperature Humidity Bias | Temperature, Humidity | | 85 ℃/ 85 %RH, Static |
| CDM/MM/HBM Level | ESD Test | | 2,000 V |
| Alpha Particle | SRAM (core) | | 0.5 Particle /ਯਾਂ hr |

IPT Development

APPENDIX II: Information for Board Level Evaluation



I. (Mobile Product) Board Level Evaluation Items

| Item | Objective | Application | Remark |
|---|---|--|--|
| Board Level Solder Joint Reliability Test | Estimate solder joint lifetime Board Design Guide | All application PDA, HHP, Potable PC | Customer need Need Application set board information |
| Thermal Performance | Package type selection (Tj define) Measure ⊖ ja, ⊖ jc (Tj): qualification → define (hot) test temperature Measure Tc in the application set → Reference data for each other | All application PDA, HHP Portable PC | Simulation (Design) Measure (Verification) In the steady state ambient condition |
| Drop Test | Endurance when set drops Hand held / Portable product | • PDA, HHP, Portable PC | Customer need Different test condition for customer & set |
| Bending Test | Endurance for repeated button in-put Button type data input product | • HHP | Customer need Different test condition for customer & set |
| Twist Test | Endurance for twist deformation when memory card/module is inserted into application set. Slot insert application with connector | Card application Case by case | Customer need Different test condition for customer & set |

IPT Development