

3D LSI Technology and Wafer-level Stack

Mitsumasa Koyanagi




Department of Engineering and Robotics,
Tohoku University, Japan



Outline

1. Introduction
2. Wafer Level 3D Integration Technology
3. New Integrated Systems Using 3D Integration Technology
4. Summary

Tohoku Univ



Wafer Level 3D Integration Technology

Monolithic 3D LSI

- Stacking of passive element
- Stacking of a-Si/poly-Si devices
- Re-crystallization and seed epitaxy

Wafer Stacking 3D LSI

- Bulk wafer stacking
- SOI wafer stacking


Previous 3D-LSI Technology









- Stacking of devices fabricated by beam annealing and re-crystallization method
- Transferring and bonding of thinned SOI device wafers

New 3D-LSI Technology proposed by Tohoku University


- Bonding of LSI wafers with buried interconnection
- Silicon substrate thickness 10 - 70 μm
- Buried interconnection (Micro-bumps)
- Wafer bonding with liquid adhesive injection
- No wafer transfer
- Wafer level 3D CSP
- Merge of LSI technology and package Technology

Cross-Sectional View of Three-Dimensional LSI







Infrared Images Before and After Wafer Alignment




SEM Cross Section After Injecting Adhesive Epoxy




I_D-V_D Characteristics of NMOSFET ($L_g=1.5\mu m$) Before and After Stacking



3D Structure for Heat Flow Simulation




Simulated Heat Flow in 3D Structure



3D Chips and 3D Integrated Systems

- 3D memory logic merged 3D LSI
- 3D parallel processor cubic computer
- 3D real-time image processing system
- 3D artificial neural network chip
- 3D neuron chip

Configuration of Cubic Computer Chip



Configuration of 3D Computer Test Chip

