

Technologies for 3-D Assembly and Chiplevel Stack

Sept. 24, 2003

Manabu Bonkohara

Association of Super-Advanced Electronics Technologies

Phone:+81-3-5531-0120, e-mail:bonkohara@aset.tokyoinfo.or.jp

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization



Abstract

Next Highly sophisticated communication generation of the Advanced Electronics and Imaging processing society will require a vast information volume and super high speed signal transport and information instruction.

This means that super high technology should be created for satisfying the demand. It's also required the high reliability of the communication system itself. It will be supported the new advanced packaging technology of the 3 Dimensional structured system and system integration technology. Here is introduced the new 3 Dimensional technology for IC and LSI packaging and Opt-electronics Packaging of ASET activity in Japan.

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Contents


- 1, Advanced packaging needs and Technology trend.
- 2, Electronic System-Integration Concept and ASET activity .
- 3, Research Target and its feature.
- 4, 3 Dimensional IC Packaging Technology R & D
- 5, 3D Opt-electronics Packaging Technology R &D
- 6, Wrap-up

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Advanced packaging needs and Technology trend.

Technology Innovation Trend on Broadband Visual, Information and Computer Communication




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Electronics Production in Japan


Tri.V 10B\$ S= \130

By ASET based on JEITA & METI Statistic




Consumption of Package Type

From K. Nishi



Packaging Technology Trend

From K. Nishi




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Various Types of CSPs

From K. Nishi




© ASET2003

CSP=Chip Scale Package

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Various Types of SIP

From K. Nishi




© ASET2003

SIP=System in package

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Electronic System Integration

- Micro-system Packaging Trend -



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Benchmarking of Strategic Activity

- U.S.A./E.U./S.E.A. Consortia -


	Organization	Research & Development
U S A	NIST (U.S. Dept. of Commerce)	mm wave, Laser, Opt-electronics, Evaluation
	ARPA/ Sematech /MCC	Microelec .PKG, WLBI, CAD, Opt-interconnect
	Georgia Tech. U.	MCM, Opt-electronics, Packaging
	Arkansas U.	Ultra-hi-Speed-PKG Design(GHz)
E U	UCLA, Maryland U.	mm wave, Display, Opt-interconnect, CAD
	IVF (Sweden U.)	Elec .S.I.
	ESPRIT (NETPACK, GOOD-DIE pj)	Semi-con. PKG, FC, CSP, MCM, KGD Appli /Eval.
	Berlin Tech. U./ Izm	Elec .S.I.
	Bluetooth (Sweden)	Short-Distance Wireless Communication
S E A	IMEC (Belgium)	LSI Design, Process, PKG, Training
	IME (Singapore)	LSI Design, Process, Test, PKG
	GINTEC (Singapore)	PKG, Gov. Investing to the venture
	ITRI (Taiwan)	Semi-con. PKG to System Design & S.I.

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Electronic System-Integration Concept and ASET activity.


E- S.I. = Total system designing



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


ASET Organization



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

E-SI Project Scheme



NEDO : New Energy and Industrial Technology Development Organization

ASET: Association of Super-Advanced Electronics Technology

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

ASET Member

April.2003


Fujitsu*	Advantest	DIC	* :E-S.I.
Hitachi*	JEOL	JSR	
Matsushita*	SPC	Sumitomo Chem .	Spin out IBM JPN TI JPN Merck KGaA Merck Japan
Mitsubishi*	Nuflare Tech.	Mitsui Chem.	
NEC*	Nikon	ASM JPN	
Oki*	Ebara	Sumitomo Heavy	
Sanyo*	Komatsu	Toyota Motor	
Sharp*	TEL	Seiko Epson	
Sony*	Anelva	NTT-AT*	
Toshiba*	Ulvac	Denso*	
Rohm*	Canon	Hitachi Cable*	
SamSung Elec.	USHIO	Ibiden*	
Intel	Gigaphoton	Shinko Elec .*	
Obayashi	Hitachi High tech.	Taiyo Yuden*	
Shimizu	Hitachi Kokusai Elec.	Toppan*	
Taisei	Horiba		

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

■ Research Target and its feature.

Relationship between Subjects



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Super-high Density E-S I Researching Plan

R&D Term	FY 1999	FY 2000	FY 2001	FY 2002	FY 2003
① Super High-Dens. 3D Chip Integration Tech.	LSI Chip Stack Forming Process Technology Stacking Budget Test Base Begin				
② Opt-Electronic Packaging Tech.	Opt Elec Element Parts Total Sample Evaluation Prod out improved carrier for CSP, 3D LSI and stack-up Carrier Association				
③ Optimum Circuit & Structure Design Tech.	EMC Evaluation System Research & Test EMI generation LSI Design & Analyzing Its Ability				
④ Market & Tech Trend Survey	Technology Trend & New Market Survey Study				


© ASET2003

The 1st phase check

A part of this work was Supported by New Energy and Industrial Technology Development Organization

3D LSI Packaging Technology Target


Wiring length



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Opt-Electronics R&D Target



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Important Factors




Ultra-Fine Interconnection

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

■ 3 Dimensional IC Packaging Technology R & D

3 D LSI Stacking Technology



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

3D stacked LSI Via structure

Compared term	ASET	Tru-Si	Micro machine Center
Structure			
Via Pitch	20 μ m	? (>100 μ m ?)	(162.5 μ m) (3500via/mm ²)
Chip-Chip Distance	~60 μ m	~60 μ m	~500 μ m
Process(Via)	RIE	ADP* (isotropic)	Electropolishing (n-type, (100))
Interconnection Method	Cu plating	Ex. Al Evp. Burried PI	Absorbing Melt metal

* ADP: Absorbed Down-stream Plasma

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

3D LSI Stacked Technology Bench Marking



	3D-1C Stacked in Wafer form	3D stacked Chip stacked/thro. via	3D stacked Chip Stacked/Side Metal	3D stacked PKG Staced
Cross section view				
Stacked layer Num.	4	Min.5	4	2
Wire Length	○	○	×	×
Metal Slection	○	○	×	×
Applic- ability	Si	○	○	○
	GaAs	×	○	○
	Opt-device	×	○	○
Stability/Reliability	△	○	○	○
Process limitation	Have	None	None	None
Expected Yield	×	○	○	○
Challenged by	3D LSI national prj. (1981 ~ 1990)	ASET	USA Military	Many Co.

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

3D LSI Stacked Technology Bench Marking







	3D-1C Stacked in Wafer form	3D stacked Chip stacked/thro. via	3D stacked Chip Stacked/Side Metal	3D stacked PKG Staced
Cross section view				
Stacked layer Num.	4	Min.5	4	2
Wire Length	○	○	×	×
Metal Slection	○	○	×	×
Applic- ability	Si	○	○	○
	GaAs	×	○	○
	Opt-device	×	○	○
Stability/Reliability	△	○	○	○
Process limitation	Have	None	None	None
Expected Yield	×	○	○	○
Challenged by	3D LSI national prj. (1981 ~ 1990)	ASET	USA Military	Many Co.

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Probing Technology

20 μ m pitch Comparison of Probe Card

Type	CanTilever	Membrane		Silicon Whisker
		Bump contact	TAB lead	
Structure				
Surface Finish	W, ReW, BeCu	Cu/Ni/Au, Ni Alloy	Ni Alloy	Au, Pd
Probe Manufacturing	Soldering	Photolithography		
Diameter	25~50	50~80	25~50	10~100
Minimum Pitch	40	65	40	40
Position Accuracy	± 10	± 5	± 5	± 5
Scrub Mark	15~20	1~5	20~25	1~5
20 μ m Advantage		No	YES	YES


© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Unit: μ m

Plasma CVD TEOS-SiO₂ Film

Barrier Metal /Seed Layer: CVD



Conformally deposited inside the via hole

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Dry Etching Process

• Purpose : Cu plug formation and grinding damage removal





Fig. Cu plug form after back side dry etching

Cu plug formation for 20µm pitch Cu electrode

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Cross-sectional View of Microthin Underfill




Cross-section of Si TEG-Interposer with Optimized-Filler Contained Resin

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


E-SI Target Opto-electro hybrid Integration



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Opto-electronics MCM Technology Map




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Developments of OE-MCM

- 1) Trial model for OE-MCM with CWDM
Using 1.3 μ m Band 4LD/PD array
- 2) High-precision optical alignment-free assembly
LD/PD mounting on organic substrate using the Liquid-assisted batch self-aligned assembly (AuSn \rightarrow AgSn220 $^{\circ}$ C)
- 3) OE-MCM introduced film-waveguide lamination
Alignment error 3.7 μ m (Ave) \rightarrow Application to MM OE-MCM
- 4) Waveguide using Photo-bleaching technology
Waveguide Loss of 0.6dB/cm
- 5) New concept of OE-MCM
Fundamental Research of Scalable film optical link
MCM(SFOLM) for High-density MCM



Trial Model OE-MCM

Image of SFOLM




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Developments of Multi Channel Connector

- Polymer Waveguide Connector for MCM
 - Contact between Polymer Waveguide and fiber ferrule
 - Trial connector model :8ch Polymer waveguide on Si.
 - Fiber connector :MT ferrule with locking fixture
 - Connection Loss of 0.46dB (Ave.),
 - Loss increase of less than 0.56 dB after plug-in test of 100 times
- Right-angle Optical Connector for Backplane
 - Right-angle: fiber bending Radius of 10 mm
 - Connector housing with Floating and Self-lock
 - Multi ferrule (8MT \times 4 = 32ch)
 - Loss < 0.5dB, Reflection >40dB(with matching oil)
- Fiber Spring Assist Connector for Board
 - Ferrule less Connector using micro spring for fiber
 - physical contact (new type connector)
 - Trial connector model :
 - Connector plug and Adaptor(6ch)



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Developments of OE-Board

Optical Fiber Board

- Fiber Board for OE-Subrack
 - Assembling of newly developed, right-angled connector with small bending radius fiber.
 - High density wiring design for an enormous amount of fibers (≈ 400) composing optical fiber board in back plane.



High Density Wiring using High Δ and Thin Diameter Fiber

- Decreasing bending radius of wiring
- Wiring Limit: 5 \rightarrow 3mm
- Loss Limit : 10 \rightarrow 5mm



Fiber Coupling Using Self Written Waveguide

Less than 1dB at 0.5-mm fiber-to-fiber gap



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Developments of Active Interposer(AIP)


1) R&D Schedule for AIP

- Try Submount Type at the first stage, then move to ELO Type in the next stage.
- Application for MPU-to-memory data transfer

2) Submount Type AIP trial Model

- Design Submount Type AIP (Structure, Submount substrate, Assembling process)

Processed VCSEL with through-hole electrode



Through-hole in GaAs Wafer

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Developments of 3D-OE Subrack Packaging

- ◇ Optical Transmission Structure for Terabit performance
- Hybrid structure using Coarse WDM and parallel optical transmission
(Example 2.5Gbps/ch, 8λ, 100ch → 2Tbps)


- ◇ Trial Model of 3D-OE Subrack
- Transmission Route : LD → MCM → Coupler → Board → Backboard → Board → λ-Filter → MCM → PD
- OE-MCM: 2.5Gbps 4λ arrayed LD × 4 mounted on MCM substrate with build up Polymer waveguide

(Collaborate with NTT)

- OE-board & Backplane : Optical fiber boards and Fiber bending right-angle connectors assembled on electric printed-board



OE-Rack Appearance



Right-angle Connector

Optical Backplane Inner Packaging Board


© ASET2003

Total loss budget

A part of this work was Supported by New Energy and Industrial Technology Development Organization

High-End Packaging Design Technology R & D


E-SI Key factor Technology



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Trend of Magnetic



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Performance Mapping of



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Development of Evaluation Technology

Measurement System for Optical Skew and BER


- System applying commercially-available measuring equipment
- BER measurement correspond to less than 10^{-20} within 5 minutes by Q-monitor Method
- 10-ps Optical Skew resolution between 2 channels by phase comparison

Optical Responses Simulation

- New and easy simulation method for LD skew analysis with parameters extracted from DC response and step response



Relationship between values of measured Q and bit error rate




Simulated optical responses

© ASET2003


A part of this work was Supported by New Energy and Industrial Technology Development Organization

EMI Reduction on PCB with LSI -2

Covering LSI mounting area with copper sheet with grounded wires



IO operation 12mA




★ Peak Emission 13.4dB Reduced

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

Wrap-up Opto-Electronics Hybrid Integration Effect



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

ASET Target & It's Activity Reaching Level

Fy 2001 Reached level

Fy 2002 Reached level



Fy 2003 Reach expectation

3D:

Tsukuba RC Activity



Via hall making Via hall buried making
(Via hall Dia. 10 μ m, Pitch: 20 μ m)



Tsukuba RC Activity

Electro Magnetic EMI Probing (analyzing level: 10 μ m)

Optical 3D Hybrid Intrgration (1 Tbps)



Opt multi fiber Connector (100 fibers)




© ASET2003

Musashino RC Activity

A part of this work was Supported by New Energy and Industrial Technology Development Organization

System Buildup Method


	Board Mount	SoC	SiP
Pros.	<ul style="list-style-type: none"> • Inexpensive • Well Experienced 	<ul style="list-style-type: none"> • Elec. Properties • Low Power 	<ul style="list-style-type: none"> • High Density • Small Die, High Yield • Small Investment
Cons.	<ul style="list-style-type: none"> • Large • Slow • Power 	<ul style="list-style-type: none"> • Large Die • Complicated Process • Scalability • Investment 	<ul style="list-style-type: none"> • 3D Technology • Chip Compatibility • KGD




© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

SoC & SiP




- Resembled process LSI & Hybrid packaging
 - Memory & Logic LSI
- Most Latest Process
 - Finest patterning merit
- Mass production/Minimum kind
 - A big amount of product
- Long R&D Turn around Time
 - Next generation core product



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Market Aspect for Board Assembly, SiP & SoC



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


SiP Target Area



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization


Market Aspect for Board Assembly, SiP & SoC



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

SiP Target Area



© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization

AKNOWLEDGEMENT

**A . Part of this work was supported by the
New Energy and Industrial Technology
Development Organization. (NEDO)**

Thank you for your attention !

© ASET2003

A part of this work was Supported by New Energy and Industrial Technology Development Organization