

# **Anisotropic Conductive Adhesives(ACAs) Flip Chip Technology :**

## **Low Cost and Reliable Flip Chip Alternative**

**Kyung W. Paik**

**KAIST**

**Dept. of Materials Science and Engineering**

**ISMP 2002**

**September 10, 2002**

**ASEM Hall**

*Micro Electronic Packaging Lab. (MEPL)*

**KAIST**

## **Outline**

**Reliability – Thermal Cycle**


**High Frequency Characteristics**

**Current Handling Capability**


*Micro Electronic Packaging Lab. (MEPL)*

**KAIST**


# Chip Interconnection Technologies



Wire Bonding



Tape Automated Bonding (TAB)



Flip Chip

1. Low Inductance, Capacitance
2. High I/O Density
3. Small Package Size
4. Self Alignment

Micro Electronic Packaging Lab. (MEPL)

KAIST

## Flip Chip Interconnection Methods

### 1. Solder Bumps – Solder Reflowing

- Evaporated solder bumps
- Electroplated solder bumps
- Screen printed solder bumps
- All joints made simultaneously by reflowing the solder

### 2. Non-Solder Bumps – ICAs or ACAs



- Gold bumps
- Au stud bumps
- Electroless Ni/Au plated bumps
- Electrical interconnection medium such as ICAs and ACAs needed.

Micro Electronic Packaging Lab. (MEPL)


KAIST

# Gold and Copper Stud Bumps


PHOTO 1 SINGLE BUMPS



Au-stud bumped testchip



Cu-stud bumped testchip




Bare Al

Stud bumping


Micro Electronic Packaging Lab. (MEPL)

KAIST


# Electroless-Deposited Ni Bumps




Al Pads



Ni coated bumps



Au coated Ni bumps



Electroless Ni Bumps

Electroless Ni Bumps Characteristics



3-D shape of a bump

Characteristic	Measurement	Characteristic	Measurement
Resistivity	70 $\mu\Omega$ -cm	Material analysis	P wt10%
Thickness	20 $\mu$ m	Hardness	500 $\pm$ 50 HV
Pad size	100 $\times$ 100 $\mu$ m <sup>2</sup>	Pitch	150 $\mu$ m


Micro Electronic Packaging Lab. (MEPL)

KAIST

# Non-Solder Bumps need interconnection materials



**Isotropic Conductive Adhesive (ICA)**




**Anisotropic Conductive Adhesive(ACA)**

Micro Electronic Packaging Lab. (MEPL)

KAIST

## ACFs for LCD Applications



Micro Electronic Packaging Lab. (MEPL)

KAIST


# ACAs Interconnection Materials

## 1. Conductive Fillers

- Filler Types : metal particles (Ni, Ni/Au, solder) or metal coated polymer particles
- Number, Diameter, Hardness, Conductivity
- ACFs/ACAs Design Parameters optimization

## 2. Polymer Resin



- Polymer types: thermosetting(epoxy) & thermoplastics
- Curing kinetics of epoxy resin



KAIST

Micro Electronic Packaging Lab. (MEPL)

## ACA Flip Chip Interconnect of Electroless Ni or Au stud Bumps



Electroless Ni flip chip on a PCB using ACA


- Fine pitch interconnection capability (40  $\mu\text{m}$ )
- Cost-effective packaging method  
(No UBMs, easy & reduced no. of processing)
- Low Temperature process (<180 C)
- Good Mechanical and Electrical properties
- Green Processes (No flux, No solvents, No Pb)

Micro Electronic Packaging Lab. (MEPL)

KAIST

# ACF for FCP Applications


- CSP (Chip Size/Scale Package)
  - Bare Chip bonding on ceramic, BT-resin, FR-4, FPC, etc
- MCM (Multi-Chip Module)
  - Bare chip mounting as well as other electronic components.
- COF (Chip on Flex/Film)
  - Bare chip bonding on TAB, FPC, Smart card, RF Tag, Rigid/Flex hybrids and other flexible substrates.



Micro Electronic Packaging Lab. (MEPL)

KAIST

## Flip chip Assembly using ACFs




Micro Electronic Packaging Lab. (MEPL)

KAIST


# ACA Flip Chip on Organic Substrates Problem

During bonding (bonding temperature: 150 °C)



Expanding by heating



After bonding (room temperature)



Polymer Expansion

Contracting by cooling

*Low CTE adhesives with underfill functions*




Micro Electronic Packaging Lab. (MEPL)


KAIST

## Newly Modified ACAs

Conventional ACA



New ACA



- Modification of adhesive resin, mixed concept of ACA and underfill : CTE, modulus and dielectric constant

U.S. patent 6,238,597 issued, Japan and Korea patent pending : 03/99

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Understanding of the effect of non-conductive fillers on the ACA formulation

- The thermo-mechanical properties of cured ACA materials
  - ➔ Reliability enhancement of ACA flip chip assembly on organic substrates
- The dielectric properties of cured ACA materials
  - ➔ High frequency electrical properties enhancement of ACA materials for High Frequency Applications
- Current Handling Capability of ACA materials

*Micro Electronic Packaging Lab. (MEPL)*

**KAIST**

## ACA Material Systems

### 1. Fillers

- Conductive fillers : 5 micron-sized Ni particles
  - Non-conductive fillers : 1 micron-sized SiO<sub>2</sub> particles
- Both type of fillers need surface modification to be uniformly dispersed in polymer matrix

### 2. Polymer Matrix


- Thermoset Epoxy: Bisphenol A type liquid epoxy
- Curing agent: imidazole type curing agent

*Micro Electronic Packaging Lab. (MEPL)*

**KAIST**



# Material Characterization : TMA and TGA Results




ACA composite	$\alpha 1$ (ppm/°C)	$\alpha 2$ (ppm/°C)
ACA with 0 wt% filler	58.4	3450
ACA with 10 wt% filler	51.3	1740
ACA with 30 wt% filler with A epoxy resin	43.4	445
ACA with 30 wt% filler with B epoxy resin	42.8	245

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Material Characterization : DSC Results

## Differential Scanning Calorimeter




As Filler content ↑, T<sub>g</sub> ↑ (Δ 4 °C)

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Material Characterization : DMA Results

## Dynamic Mechanical Analysis



As Filler content ↑, Storage modulus and Tg ↑

Micro Electronic Packaging Lab. (MEPL)

KAIST

## Summary of New ACA Material Properties


As the content of non-conductive fillers increased,

	Increase	Decrease
Storage modulus	✓	
Tg	✓	
Curing onset temperature	✓	
Curing peak temperature		
CTE below Tg		✓
Dielectric constant		✓

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Flip-chip Processes Using ACAs




Cross-section image of ACA Flip-chip joint

Micro Electronic Packaging Lab. (MEPL)

KAIST

## Contact Resistances of New ACA Interconnections




Electrical Conductivity of New ACA and Commercial ACF

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Reliability of New ACF/NCF

## 85°C / 85% RH Test



Bonding Condition : 180 °C, 30 sec, 40 MPa, substrate heating, hot bar 125 °C

Open occurrence rate : # of failed interconnects / total # of bumps tested

Definition of failed bump : 100 % increase of initial contact resistance


Micro Electronic Packaging Lab. (MEPL)



# Reliability of New ACF/NCF

After IR Reflow  
(2 Times)

## Thermal Shock Test (-65 ~150°C)




Micro Electronic Packaging Lab. (MEPL)



# Reliability of New ACF/NCF


## High Temp. Storage Test (125°C)



Micro Electronic Packaging Lab. (MEPL)

KAIST

## Adhesive Strength Test Method



ACF width : 4 mm  
 Bonding Condition : 180°C, 40MPa, 20s  
 Substrate : FR-4 (40 mm \* 40 mm)  
 Test chip : 3 mm<sup>□</sup>, 0.4 mm<sup>t</sup>, bumpless  
 Pattern : Cu ½ ounce Ni, Au plating




Sample	Initial	After 85°C/85%RH/500hrs
New ACF-1	IC fracture	IC fracture
New ACF-2	IC fracture	IC fracture

- Strong adhesion of New ACFs on organic substrate

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Micro-Moire Fringe Analysis



Relationship between fringe order and displacement

$$U_{(x,y)} = N_{x(x,y)} / f$$

$$V_{(x,y)} = N_{y(x,y)} / f$$

Micro Electronic Packaging Lab. (MEPL)

KAIST

## U Field (x-direction) Deformation



10 wt% SiO<sub>2</sub>




30 wt% SiO<sub>2</sub>



50 wt% SiO<sub>2</sub>

$\Delta T = 80 \text{ } ^\circ\text{C}$





Reduced Shear Strain

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Test Chip and PCB for High Frequency Measurement




- CPW on PCB
- Microstrip on Silicon
- Minimize the Parasitic and Silicon Effect
- Multi-through Hole
- Multi-via Hole for Low Impedance Ground

Micro Electronic Packaging Lab. (MEPL)

KAIST

## Measured Insertion Loss of Conventional ACFs



Measured Insertion Loss Using a Network Analyzer from 200 MHz to 20 GHz

Resonance Frequencies around 13 GHz.


Parallel LC Resonance

Micro Electronic Packaging Lab. (MEPL)

KAIST

# High Frequency Properties of Flip Chip ACAs


High frequency characteristics of ACA interconnection



• *Low dielectric adhesive is needed.*

Ref. IEEE Trans. On CPT Vol. 22, No.4, pp.575-581


Equivalent circuit and resonance frequency



Micro Electronic Packaging Lab. (MEPL)

KAIST

## Final Equivalent Circuit of Conventional ACF Interconnect



Extracted Equivalent Circuit Model of the 100μm×100μm Flip-chip Interconnection using Au-coated polymer ball-filled ACF

Useful up to 15GHz

Low Loss and Dielectric Constant of the Epoxy Resin


Micro Electronic Packaging Lab. (MEPL)

KAIST




# Extracted Result 1- SiO<sub>2</sub> Filler Addition Effects

## 1. Low-k SiO<sub>2</sub> filler addition effects (C<sub>epoxy</sub> reduction)




## 2. Stud bump characterization



Micro Electronic Packaging Lab. (MEPL)

KAIST

## Measured insertion loss(S<sub>21</sub>) : SiO<sub>2</sub> filler added ACF with Electroless Ni Bumps




- SiO<sub>2</sub>-added ACF have resonance at 15GHz
- Resonance is shifted to higher frequency
- Resonance shift is caused by added SiO<sub>2</sub>
- From the s-parameter, impedance parameter was extracted

Micro Electronic Packaging Lab. (MEPL)

KAIST



# SiO<sub>2</sub> Particle Addition Effects on Capacitance




Micro Electronic Packaging Lab. (MEPL)

KAIST

## Experimental evidence of C<sub>epoxy</sub> reduction



✓ Fabricated with M-I-M structure for  $\epsilon_{\text{epoxy}}$  measurement




Micro Electronic Packaging Lab. (MEPL)


KAIST

# Extracted Result 2 – Stud Bumps Effects

## 1. Low-k SiO<sub>2</sub> filler addition effects (C<sub>epoxy</sub> reduction)





## 2. Stud bump characterization



Micro Electronic Packaging Lab. (MEPL)

KAIST


## Experiment III : High frequency behavior of stud bump



Micro Electronic Packaging Lab. (MEPL)

KAIST


# High frequency behavior of Au stud bump with Conventional ACFs



Micro Electronic Packaging Lab. (MEPL)




# High frequency behavior of Cu stud bump



Micro Electronic Packaging Lab. (MEPL)



# Stud bumps model




- ✓ Modeling for equivalent circuit extraction
- ✓ Modeling system  
= stud bump system + insulating epoxy system


Micro Electronic Packaging Lab. (MEPL)

KAIST

## Equivalent CKT modeling of stud bumps



**Au-stud bump**



**Cu-stud bump**


- ✓  $C_{total}$  was greatly reduced when compared with ACF(2 order smaller)
- ✓ This reduction is originated from the structural difference of interconnection
- ✓ Availability of this equivalent circuit was verified

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Origin of reduced capacitive coupling


Electroless Ni Bump



Conducting ball(Ni)

ACF interconnect structure

Stud Bump




Stud bumps interconnect structure

- ✓ Capacitive coupling is originated from E-field interaction
- ✓ Capacitive coupling ( $\sim 1/L^2$ )  
= (1) chip-substrate proximity effect + (2) inter-conducting system effect
- ✓ Therefore, capacitive coupling of ACF is larger than that of stud bumps


Micro Electronic Packaging Lab. (MEPL)

KAIST

## ACF Current Handling Capability: Resistance Changes vs. Current and Times



Ni ACF(pad 500 µm)




Solder (bump 750 µm dia.)

Micro Electronic Packaging Lab. (MEPL)

KAIST

# Telephus ACF Applications



# Telephus Fab. Overview



# ACF Technology Conclusions

- ACF Technology – Mature Technology
  - Display packaging technology materials
  - Mechanism, formulation, manufacturing well understood
- ACF Materials innovation under progress
  - Low temperature, fast curing ACF
  - Fine pitch ACFs
  - Flip chip ACFs for organic boards
- ACF flip chip
  - Proven at high frequency applications
  - Cost competitive
  - Materials, equipment, bumping – infrastructure built
- The newly modified flip chip ACFs – reliability proven technology
- Applications – memory, telecommunication, appliances, etc.

*Micro Electronic Packaging Lab. (MEPL)*

**KAIST**