#### ISMP 2002

"The 1st International Symposium on Microelectronics and Packaging" September 10,2002

ASEM Hall at the COEX Convention Center

### "New Flip Chip Attach Technology by Bumps Formed on Substrate "

### BossB<sup>2</sup>it Technology

Bumps for flip chip attach formed On the Substrate with Square Bit(B<sup>2</sup>it<sup>TM</sup>) (B<sup>2</sup>it<sup>FM</sup> & FCA (Flip Chip Attach) Technology)


Weisti ( Worldwide Electronic Integrated Substrate Technology Inc. ) President


Yoshitaka Fukuoka Weisti =





#### **Contents**

- Introduction
- Feature, Process and Structure
  - 2-1. BossB<sup>2</sup>it Features
  - 2-2. Structure
  - 2-3. Manufacturing Process
- Process Conditions and Contact Interconnection Resistance
  - 3-1. Ag Paste Bump Forming Process Condition
  - 3-2. BossB<sup>2</sup>it New Flip Chip Attach Process Condition
- 4. BossB2it Reliability
- Actual MCM Development Sample and Specification
- **Electrical Characteristic** 
  - 4-1. High Speed Logic Circuits Signal Transmission
  - 4-2. High Frequency Characteristic
- Cost and Development Road map
- Embedded Actives & Passives Utilizing BossB<sup>2</sup>it and B<sup>2</sup>it<sup>TM</sup>













#### Structure of BossB<sup>2</sup>it










184/260



Size	38 × 38 × 0.6mmt		
Electrode material	Cu		
Electrode size	0.09 × 0.09mm		
Electrode pitch	0.15/0.12 mm		
Number of electrodes	184/260		
PWB material	BT Resin		

(a) Test chip


Number of electrodes

(b) Test PWB


Specification of test chip and PWB

Weisti =


### Screen printing condition




## Bump height vs. Gap between metal mask and PWB vs. Printing pressure



#### Connection resistance v.s. bonding force




#### (a)Cross sectional view of Ag paste bump without plating connection




(b) Cross sectional view of Ni/Au plated Ag paste bump connection


Bonding force v.s. Ag paste bump shape







## Temperature cycling test (-55°C/20min.~125°C/20min.)




### **Selecting ACFs**

Property	ACF(A)	ACF(B)	ACF(C)
Conductive particle type	Au plated plastic ball	Ni ball	Au plated plastic ball
Tg (°C)	144	145	1 4 5
α (ppm/°C)	2 8	5 0	5 0
Water absorption rate(wt%)	1.3	1.4	1.4

Weisti

THS(85°C,85%RH)
TCT (-55°C/20min.~125°C/20min.)




Weisti =


Weisti =

						=
BossB2it (B2it+FCA)	Technology	Result	of	Approval	Test	7

No	Test item	Test condition	Judgment condition	Sample No.	Result
1	High temperature storage	125°C、1000h	Max 500mΩ or less	10p	Pass
2	Low temperature storage	-55℃、1000h	"	10p	Pass
3	High temperature and high humidity storage	85°C、85%、1000h	"	10p	Pass
4	Temperature cycling test	-55°C~125°C 300,1000∞	"	10p	Pass
5	High temperature and high humidity bias	85°C、85%、5.5V 1000h	1x10 <sup>8</sup> ℚ or more	10p	Pass
6	Mechanical shock	1m height dropping 6 directive 20 times	Max 500mΩ or less	10p	Pass
7	Vibration fatigue	20~2000Hz 20G	"	10p	Pass
8	Visual inspection	Position accuracy	No problem	1p	Pass
9	SEM inspection	Connection cross section	No problem	1p	Pass
10	Pull strength test	Initial	8mm:40N or more	5p	Pass
11	"	Pre-condition and after reflow	12mm:75N or more	5p	Pass
12	n	After each test		5p	Pass
13	Initial connection resistance measurement	Connection resistance and dispersion	Process capability :Cp=1.33 or more	100p	Pass




(a)Surface(Chip attach side)




(b)Back side ( I/O side )

Real operating MCM for BGA type







Connection resistance

Ave.  $0.5 \text{ m}\Omega(\text{Ra})$ 

Ave. 11 m $\Omega$ (Rb)

Ave. 44 m $\Omega$ ( Rc )

Max.  $1.0 \text{ m}\Omega$  Ra


Max. 27 m $\Omega$ 

Max. 70 mΩ Rc


Wiring length and connection resistance comparison between BossB<sup>2</sup>it technology and conventional Wire-Bonding technology

Weisti

#### Signal Waveform in BossB2it



Signal Waveform in Wire-bonding



3.51ns 3.69ns

3.58ns


3.72ns


Rising and falling delay time of input/output signal:


 $BossB^{2}it$  (  $B^{2}it^{TM}+FCA$  ) technology < Wire-bonding technology


Electrical signal propagation comparison between BossB<sup>2</sup>it technology and conventional Wire-Bonding technology

Weisti












### Embedded Actives and Passives Device B<sup>2</sup>it<sup>TM</sup> Substrate Structure with BossB<sup>2</sup>it FCA Technology




## Embedded Actives and Passives $B^2$ it Substrate Fabrication Process Flow (1/3)




# Embedded Actives and Passives B<sup>2</sup>it Substrate Fabrication Process Flow (2/3)






### 3D-Mounting Structure with Embedded Actives & Passives Utilizing B²it™ and BossB²it Technology

**Cross Sectional Structure** 



**Cross Sectional Photograph** 



#### **Conclusions**

- (1) New flip chip attach technology named BossB<sup>2</sup>it<sup>1M</sup> have been developed in which bumps are formed on the substrate without bump formation process on the semiconductor device aluminum electrode.
- (2) Good reliability of BossB<sup>2</sup>it<sup>TM</sup> have been confirmed by not only various kinds of advanced reliability test measuring the contact resistance change by many kinds of TEG but also many kinds of actual multi-chip module reliability tests using developed multi-chip module utilizing BossB<sup>2</sup>it<sup>TM</sup> technology.
- (3) BossB<sup>2</sup>it<sup>TM</sup> technology is extremely cost attractive because BossB<sup>2</sup>it<sup>TM</sup> process is extremely simple and dry as compared with the other flip chip attach technology such as C4(Controlled Collapse Chip Connection) and Au stud bump technology even if the device pin counts are increasing. Furthermore, severe coplanarity and surface flatness control does not required to the substrate in BossB<sup>2</sup>it technology.
- (4) Better electrical characteristics of BossB<sup>2</sup>it<sup>TM</sup> have been confirmed as compared with conventional Chip & Wire assembly technology. Furthermore, good high frequency electrical characteristics of BossB<sup>2</sup>it<sup>TM</sup> have been confirmed as compared with Au stud bump technology.
- (5) Narrower bump pith for larger chip size in the application of BossB<sup>2</sup>it<sup>TM</sup> has been developing consequently. Furthermore, embedded actives and passives utilizing both BossB<sup>2</sup>it<sup>TM</sup> and B<sup>2</sup>it<sup>TM</sup> has been developing for the high density 3-dimensional mounting technology.

