


# ***“ New Flip Chip Attach Technology by Bumps Formed on Substrate “***

## **BossB<sup>2</sup>it Technology**

*Bumps for flip chip attach formed On the Substrate with Square Bit(B<sup>2</sup>it<sup>TM</sup>)  
( B<sup>2</sup>it<sup>TM</sup> A F.C.A (Flip Chip Attach) Technology )*

**Weisti ( Worldwide Electronic Integrated Substrate Technology Inc. )**  
**President**


**Yoshitaka Fukuoka**




---

## **Contents**


1. Introduction
2. Feature, Process and Structure
  - 2-1. BossB<sup>2</sup>it Features
  - 2-2. Structure
  - 2-3. Manufacturing Process
3. Process Conditions and Contact Interconnection Resistance
  - 3-1. Ag Paste Bump Forming Process Condition
  - 3-2. BossB<sup>2</sup>it New Flip Chip Attach Process Condition
4. BossB<sup>2</sup>it Reliability
5. Actual MCM Development Sample and Specification
6. Electrical Characteristic
  - 4-1. High Speed Logic Circuits Signal Transmission
  - 4-2. High Frequency Characteristic
7. Cost and Development Road map
8. Embedded Actives & Passives Utilizing BossB<sup>2</sup>it and B<sup>2</sup>it<sup>TM</sup>





**New Flip Chip Technology ; Bumps are formed on the Substrate**  
**Every Kinds of Devices from Every kinds of Semiconductor Makers can be Used**

***BossB<sup>2</sup>it (B<sup>2</sup>it<sup>TM</sup> + FCA)***




Low cost High density

Concept & Features

- ★ Bumps are formed on the substrate for electrical interconnection between chips
- ★ No wafer bumping process (Every kinds of devices from all device maker can be used)
- ★ Short interconnection by FCA → low resistance & low inductance
- ★ High density assembly almost same as chip size
- ★ Pb free process
- ★ No cleaning process and very simple process
- ★ High performance by combining between substrate and assembly technology
- ★ Low cost and high density module can be realized by using B<sup>2</sup>it substrate
- ★ Low cost process and low cost module can be realized by underfill resin sealing


**New FCA Technology (*BossB<sup>2</sup>it ; B<sup>2</sup>it<sup>TM</sup> + FCA*)**





Diameter : 300  $\mu\text{m}$   $\phi$   
Height : 200  $\mu\text{m}$

(a) Printed Ag paste bump




Ag paste bump

Ni/Au plating before  $\uparrow$  after  $\downarrow$



Diameter : 70  $\mu\text{m}$   $\phi$   
Height : 20  $\mu\text{m}$


(b) Ni/Au plated Ag paste bump





Diameter : 50  $\mu\text{m}$   $\phi$   
Height : 30  $\mu\text{m}$


(c) Cu plated bump

BossB<sup>2</sup>it ( B<sup>2</sup>it<sup>TM</sup>+FCA )Each Bumps Appearance on PWB





## Structure of BossB<sup>2</sup>it





Weisti



Size	8 × 8 × 0.6mmt
Electrode material	Al
Electrode size	0.1 × 0.1mm
Electrode pitch	0.15/0.12 mm
Number of electrodes	184/260

Size	38 × 38 × 0.6mmt
Electrode material	Cu
Electrode size	0.09 × 0.09mm
Electrode pitch	0.15/0.12 mm
Number of electrodes	184/260
PWB material	BT Resin


(a) Test chip


(b) Test PWB

**Specification of test chip and PWB**

Weisti


# Screen printing condition




 Weisti


## Bump height vs. Gap between metal mask and PWB vs. Printing pressure

( Squeegee Speed = 30mm/sec constant )




 Weisti

## Connection resistance v.s. bonding force



Weisti

(a) Cross sectional view of Ag paste bump without plating connection




(b) Cross sectional view of Ni/Au plated Ag paste bump connection

## Bonding force v.s. Ag paste bump shape


Weisti


### Connection resistance v.s. bonding temperature




 Weisti

### High-temperature and high-humidity test (85°C, 85%RH)



 Weisti

**Temperature cycling test  
(-55°C/20min. ~ 125°C/20min.)**



Weisti

**Selecting ACFs**


Property	ACF(A)	ACF(B)	ACF(C)
Conductive particle type	Au plated plastic ball	Ni ball	Au plated plastic ball
Tg (°C)	144	145	145
$\alpha$ (ppm/°C)	28	50	50
Water absorption rate(wt%)	1.3	1.4	1.4

Weisti



THS(85°C,85%RH)

TCT (-55°C/20min.~125°C/20min.)




Weisti


BossB<sup>2</sup>it (B<sup>2</sup>it<sup>TM</sup>+FCA) Technology Result of Approval Test

No	Test item	Test condition	Judgment condition	Sample No.	Result
1	High temperature storage	125°C, 1000h	Max 500mΩ or less	10p	Pass
2	Low temperature storage	-55°C, 1000h	"	10p	Pass
3	High temperature and high humidity storage	85°C, 85%, 1000h	"	10p	Pass
4	Temperature cycling test	-55°C~125°C 300, 1000∞	"	10p	Pass
5	High temperature and high humidity bias	85°C, 85%, 5.5V 1000h	1×10 <sup>8</sup> Ω or more	10p	Pass
6	Mechanical shock	1m height dropping 6 directive 20 times	Max 500mΩ or less	10p	Pass
7	Vibration fatigue	20~2000Hz 20G	"	10p	Pass
8	Visual inspection	Position accuracy	No problem	1p	Pass
9	SEM inspection	Connection cross section	No problem	1p	Pass
10	Pull strength test	Initial	8mm: 40N or more	5p	Pass
11	"	Pre-condition and after reflow	12mm: 75N or more	5p	Pass
12	"	After each test		5p	Pass
13	Initial connection resistance measurement	Connection resistance and dispersion	Process capability : Cp=1.33 or more	100p	Pass

Weisti



(a) Surface (Chip attach side)




(b) Back side (I/O side)

Real operating MCM for BGA type



### BossB<sup>2</sup>it (B<sup>2</sup>it™+FCA) Technology MCM


Buried Bump Interconnection Technology & Flip Chip Attach



BGA type MCM

#### Specification


FCA	Ag paste bump Diameter:	φ70 μm
	Height:	~20 μm
	Pad pitch	150 μm (Line/Space=90/60 μm)
B <sup>2</sup> it	Layer	: 6
Substrate	Thickness	: 0.7mm
	B <sup>2</sup> it bump / Land	: φ200 / φ400 μm
	Through hole / Land	: φ300 / φ600 μm
	Material	: BT Resin



Connection of BossB<sup>2</sup>it (B<sup>2</sup>it+FCA)


Cross section






Wire-Bonding technology

$L_a = 1.5 \text{ mm}$



BossB<sup>2</sup>it(B<sup>2</sup>it™+FCA) technology

$L_b = L_c = 0.02 \text{ mm}$



**Connection resistance**

Ave.  $0.5 \text{ m}\Omega$  ( $R_a$ )

Ave.  $11 \text{ m}\Omega$  ( $R_b$ )

Ave.  $44 \text{ m}\Omega$  ( $R_c$ )

Max.  $1.0 \text{ m}\Omega$

Max.  $27 \text{ m}\Omega$

Max.  $70 \text{ m}\Omega$

$R_a$

<

$R_b$


<

$R_c$

**Wiring length and connection resistance comparison between BossB<sup>2</sup>it technology and conventional Wire-Bonding technology**




Signal Waveform in BossB<sup>2</sup>it



3.51ns    3.69ns

Signal Waveform in Wire-bonding



3.58ns    3.72ns


Rising and falling delay time of input/output signal:

BossB<sup>2</sup>it ( B<sup>2</sup>it™+FCA ) technology < Wire-bonding technology


**Electrical signal propagation comparison between BossB<sup>2</sup>it technology and conventional Wire-Bonding technology**



## Each structure of FCA



Weisti




**MSG Property : Ag paste bump (using ACF) > Au ball bump (without under-fill resin)**


**MSG (Maximum Stable power Gain) Property under High-frequency**

Weisti


## Cost comparison among each Flip Chip Attach technology




## FCA technology development road map



# Embedded Actives and Passives Device B<sup>2</sup>it™ Substrate Structure with BossB<sup>2</sup>it FCA Technology




## Embedded Actives and Passives B<sup>2</sup>it Substrate Fabrication Process Flow (1/3)




## Embedded Actives and Passives B<sup>2</sup>it Substrate Fabrication Process Flow (2/3)


### ⑤ Patterning (L3-L6)




### ⑥ BossB<sup>2</sup>it™ Bump Forming




### ⑦ FCA (BossB<sup>2</sup>it™)




### ⑧ Bump Forming on a Cu-Foil




### ⑨ Piecing Prepreg



### ⑩ Lamination Press to Form Double Side B<sup>2</sup>it Core Substrate



### ⑪ Patterning (L1/L2 & L7/L8)





Weisti

## Embedded Actives and Passives B<sup>2</sup>it Substrate Fabrication Process Flow (3/3)

### ⑫ Bump Forming on Core B<sup>2</sup>it Substrate




### ⑬ Component & Device Hole Forming





### ⑭ Bump Forming on Core B<sup>2</sup>it Substrate




### ⑮ Piecing Prepreg



### ⑰ Lamination Press




### ⑱ Device BossB<sup>2</sup>it™ ASSY




Weisti

# 3D-Mounting Structure with Embedded Actives & Passives Utilizing B<sup>2</sup>it™ and BossB<sup>2</sup>it Technology

Cross Sectional Structure



Cross Sectional Photograph



## Conclusions

- (1) New flip chip attach technology named BossB<sup>2</sup>it™ have been developed in which bumps are formed on the substrate without bump formation process on the semiconductor device aluminum electrode.
- (2) Good reliability of BossB<sup>2</sup>it™ have been confirmed by not only various kinds of advanced reliability test measuring the contact resistance change by many kinds of TEG but also many kinds of actual multi chip module reliability tests using developed multi chip module utilizing BossB<sup>2</sup>it™ technology.
- (3) BossB<sup>2</sup>it™ technology is extremely cost attractive because BossB<sup>2</sup>it™ process is extremely simple and dry as compared with the other flip chip attach technology such as C4(Controlled Collapse Chip Connection) and Au stud bump technology even if the device pin counts are increasing. Furthermore, severe coplanarity and surface flatness control does not required to the substrate in BossB<sup>2</sup>it technology.
- (4) Better electrical characteristics of BossB<sup>2</sup>it™ have been confirmed as compared with conventional Chip & Wire assembly technology. Furthermore, good high frequency electrical characteristics of BossB<sup>2</sup>it™ have been confirmed as compared with Au stud bump technology.
- (5) Narrower bump pith for larger chip size in the application of BossB<sup>2</sup>it™ has been developing consequently. Furthermore, embedded actives and passives utilizing both BossB<sup>2</sup>it™ and B<sup>2</sup>it™ has been developing for the high density 3-dimensional mounting technology.

