Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2002.07a
- /
- Pages.646-649
- /
- 2002
Voltage-Mode CMOS Squarer/Multiplier Circuit
- Bonchu, B. (Mahanakorn University of Technology) ;
- Surakampontorn, W. (King Mongkut′s Institute of Technology Ladkrabang)
- Published : 2002.07.01
Abstract
In this paper, a low-voltage CMOS squarer and a four-quadrant analog multiplier are presented. It is based on a source-coupled pair and a scaled-floating voltage generator which are modified to work as a voltage squaring and a sum/difference circuits. The proposed squarer/multiplier have been simulated with HSPICE, where -3㏈ bandwidth of 10MHz is achieved. The power consumption is about 0.6㎽, from a
Keywords