대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

A Design of a Circular Pattern Recognition Circuit for a Binary Image with Variable Resolutions and Its FPGA Implementation

  • Fukushima, Tatsuya (Department of Electrical and Computer Engineering, Kumamoto University) ;
  • Furusawa, Koushirou (Department of Electrical and Computer Engineering, Kumamoto University) ;
  • Kitamura, Yoshiki (Department of Electrical and Computer Engineering, Kumamoto University) ;
  • Inoue, Takahiro (Department of Electrical and Computer Engineering, Kumamoto University)
  • 발행 : 2002.07.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

A fast algorithm for a circular pattern recognition from a binary edge image is proposed in this paper. The implementation of this algorithm onto an FPGA is designed using Verilog-HDL where a target device is Altera EPF10K100ARC240-3. For a 256 ${\times}$ 256-pixe1 binary edge image assuming a real watermelon in a greenhouse, improved circuit performance of the proposed design was confirmed.

키워드