Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2002.06e
- /
- Pages.47-50
- /
- 2002
A Design of Low Power, High Resolution Extended-Counting A/D Converter with Small Chip Area
적은 면적을 갖는 저전력, 고해상도 확장 개수 A/D 변환기 설계
Abstract
An extended-counting analog to digital converter (ADC) is designed to have a high resolution(14bit) with low power consumption and small dia area. First order sigma-delta modulator with a simple counter for incremental operation eliminates the need of big decimation filter in conventional sigma-delta type ADC. To improve the accuracy and linearity, extended mode of successive approximation is followed. For 14-bit conversion operation, total 263 clocks(1 clock for reset, 256 clocks for incremental operation and extended 6 clocks for successive approximation operation) are needed with the sampling rate of 10 Ms/s This ADC is implemented in a 0.6um standard CMOS technology with a die area of 1 mm
Keywords