



Solder Bumping Technology using Ti-W/ Cu Structure

September, 2001

*Kyu-Sung, Hwang [CEO]
Sung-Chang, Choi / Kyoung-Soon, Bok
In-Ho, Chi / Jeong-Gi, Jin*

MICROSCALE CO., LTD



Contents


- 1. Introduction*
- 2. Solder Bump Design Rule*
- 3. Solder Bump Fabrication*
- 4. The Results of the Reliability Test*
- 5. Conclusion and Future Works*

Introduction


1. What is Flip Chip?

1. Flip Chip is an interconnection technology, not a specific package type.
2. Flip Chip is defined as mounting the chip to a substrate with any kind of materials and methods, as long as the chip surface (active area) is facing to the substrate.
3. Flip Chip Type
: FCIP (Flip chip in package), FCOB (Flip chip on board), FCCSP (Flip chip CSP)
4. Why Flip Chip is important in technology?
: Flip Chip is more than an assembly flow, it's a "technology" with impact in both development and production

2. Various Flip Chip Technologies



3. Schematic of Cu-mini Bump and Solder Bump



4. UBM(Under Bump Metallurgy)



- *Good adhesion to the wafer passivation*
- *Good adhesion to the IC final metal pad*
- *Protection of the IC final metal from the environment*
- *Low resistance between IC final metal and solder bump*
- *An effective solder diffusion barrier*
- *A solder wettable metal of appropriate thickness*
- *Ability to be used on probed wafer*

5. Ti-W/ Cu UBM

- Less expensive than evaporation method
- Good adhesion to the IC final metal pad as well as passivation
- Low electrical resistance between IC final metal and solder bump
- Compatibility with Au bumping(Ti-W/ Au UBM) process
- A characteristic of diffusion barrier : Ti-W > Ti > Cr

Barrier Metal	Heating Condition	Result
Ti-W	350 °C - 6hr	-
Ti	350 °C - 6hr	Occurrence of oxide-segregation
Cr	250 °C - 4hr	High electrical resistance


- Good wettability : Cu > Ni

Rating of the Wettability of Various Base Materials

Good	Fair	Moderate	Difficult	Practically Impossible
Au, Sn-Pb, Sn, Ag, Pd, Cu	Cu-Sn, Cu-Zn, Cu-Ni, Ni-Ag	Alloy42, Ni-Fe, Ni	Al-Cu-Sn, Al	Cr, W, Ti, Mo, Mg

Solder Bump Design Rule

1. Formulae



As Plated (Mushroom)

$$V_s = V_{s1} + V_{s2}$$

$$V_{s1} = \pi[(R_s - R_{CRM})^2 + (R_{CRM} - R_s)^2 + 2 \cdot 3 R_s^3]$$

$$V_{s2} = \pi R_{CRM}^2 H_1$$



After Reflow

$$V_s = \pi[2/3 R_s^3 + R_s^2 k \sqrt{R_s^2 - R_{CRM}^2} - R_{CRM}^2 - (k \sqrt{R_s^2 - R_{CRM}^2})^3 / 3]$$

Solder Bump Height


$$R_H = k \sqrt{R_s^2 - R_{CRM}^2} + R_s$$

2. Program A - Solder Plating Recipe



- ① Plating Recipe
- ② ASD
- ③ Current
- ④ Time


3. Program B - Actual Current Density Simulation




- ① Expected Mushroom Volume during Step Solder Plating
- ② Straight Height based on Chemical Equivalent
- ③ Actual Current Density of Mushroom Surface during Step Solder Plating

Solder Bump Fabrication


1. Solder Bumping Process



2. Cu-mini Bump Formation



3. Solder Bump Formation




Uniformity 1.7%(in Die)
4.2%(in Wafer)

Uniformity 1.6%(in Die)
3.7%(in Wafer)


Uniformity 1.2%(in Die)
4.9%(in Wafer)

Uniformity 1.2%(in Die)
3.7%(in Wafer)


The Results of Reliability Test 1. Theory of IMC Growth Kinetics



(a) Schematic diagram of IMC growth



(c) Ideal 3-step IMC growth




(b) Ideal diffusion controlled growth




- Diffusion controlled growth
- Rapid initial growth & later diffusion controlled growth
- 3-stages growth

2. Interfacial Reaction between Solder and Cu-mini Bump - Growth of Cu_6Sn_5 IMC Structure



3. Interfacial Reaction between Solder and Electroless Ni UBM - Growth of Ni_3Sn_4 IMC Structure



4. Microstructure Investigation

Intermetallic compound of Cu_6Sn_5 that has Scallop-like shape grows at the interface between Cu and solder

- ☞ Micro- channel formed along the Cu_6Sn_5 grain boundary offers a fast diffusion path for IMC growth
- ☞ Spalling occurs

Failure locus : Inside of solder and IMC

Intermetallic compound of Ni-Sn that has lath type grows at the interface between Ni and solder

- ☞ IMC growth rate of Ni-Sn compounds is lower than that of Cu-Sn compounds
- ☞ Kirkendall void formation and embrittlement (Spalling does not observe)

Failure locus : Inside of solder and IMC and trace of the Kirkendall voids

The formation of Kirkendall void

: If one element diffuse more quickly than the other, excess vacancies will be formed in the material with the highest diffusion rate

- ☞ Excess vacancies accumulate and coalesce
- ☞ A line of voids form

5. Diffusion Coefficient

Diffusion Coefficient of Cu (Cu-Sn)

At Room Temperature (25 °C): $D=2 \times 10^{-6} \text{ cm}^2/\text{sec}$

Between 140 °C and 230 °C: $D=2.4 \times 10^{-3} \times \exp(-33.1/RT) \text{ cm}^2/\text{sec}$

Diffusion Coefficient of Ni (Ni-Sn)

Between 25 °C and 100 °C: $D=1.92 \times 10^{-2} \times \exp(-18.1/RT) \text{ cm}^2/\text{sec}$

Between 120 °C and 200 °C: $D=1.87 \times 10^{-2} \times \exp(-54.2/RT) \text{ cm}^2/\text{sec}$

Power Law Modeling

$$X(t, T) = k t^n \quad \text{for } X(0, T) = 0$$

X : Average Thickness

t : Reflow Time

k : $k_0 \exp(-Q/RT)$

T : Isothermal Temperature





n : Growth Exponent

6. Room Temperature Physical Properties of IMCs

Properties	Cu_6Sn_5 (η -Phase)	Cu_3Sn (ϵ -Phase)	Ni_3Sn_4
Vickers Hardness (kg/mm ²)	378 ± 55	343 ± 47	365 ± 7
Toughness (MPa cm ^{-1/2})	1.4 ± 0.3	1.7 ± 0.3	1.2 ± 0.1
Youngs Modulus (GPa)	85.56 ± 1.65	108.3 ± 4.4	133.3 ± 5.6
Shear Modulus (GPa)	50.21	42.41	45.0
Thermal Expansion ($\times 10^{-6}/^\circ\text{C}$)	16.3 ± 0.3	19.0 ± 0.3	13.7 ± 0.3
Thermal Diffusivity (cm ² /sec)	0.145 ± 0.012	0.24 ± 0.024	0.083 ± 0.008
Heat Capacity (J/gm/deg)	0.286 ± 0.012	0.326 ± 0.012	0.272 ± 0.012
Resistivity (μ ohm cm)	17.5 ± 0.1	8.93 ± 0.02	28.5 ± 0.1
Density (gm/cc)	8.28 ± 0.02	8.9 ± 0.02	8.65 ± 0.02
Thermal Conductivity (watt/cm deg)	0.341 ± 0.051	0.704 ± 0.098	0.196 ± 0.019

Source: The mechanics solder alloy interconnects

7. Failure Analysis – (a)



Test Condition

H : 20um

Test speed: 200 um/sec

Test load: 3.0 g

Load speed: 330 um/sec

Over travel: 150 um

Titled image


Top view

Shear Force : 5.8mgf/um²

Standard Deviation: 13.8

Shear Mode: Soft Shear inside Solder

7. Failure Analysis – (b)



Conclusion and Future Works

Electroplating solder bumping process by using Ti-W/Cu UBM system was successfully developed.

The solder bump uniformity could be controlled by electroplating method within 5%

With the simple calculation, We could predict the solder ball size.

Future work

Reliability test on board level

Developments of lead free solder bump by electroplating method

New-UBM stucture for lead free solder bump