An Integrated Single-Stage Zero Current Current Switched Quasi-Resonant Power Factor Correction Converter with Active Clamp Circuit

Jun-Young Lee, Gun-Woo Moon, Gwan-Bon Koo, and Myung-Joong Youn

Department of Electrical Engineering
Korea Advanced Institute of Science and Technology

Abstract
A new integrated single-stage zero current switched (ZCS) quasi-resonant converter (QRC) for the power factor correction (PFC) converter is introduced in this paper. The power factor correction can be achieved by the discontinuous conduction mode (DCM) operation of an input current. The proposed converter has the characteristics of the good power factor, low line current harmonics, and tight output regulation. Furthermore, the ringing effect due to the output capacitance of the main switch can be eliminated by use of active clamp circuit.

I. INTRODUCTION
Recently, standards such as IEEE 519 and IEC 61000 impose a limit on the harmonic current drawn by equipments since conventional off-line power supplies including the full-bridge diode rectifier generate highly distorted input current waveforms with large amount of harmonics. In low power applications, these requirements must be satisfied in single stage to reduce the size and cost[1]. Most of single stage converters developed for this purpose adopt the PWM control which prevents the increase of the switching frequency due to the switching losses. To solve this problem, small number of papers have suggested single stage resonant DCM PFC converters but they have disadvantages of input current waveform distortion at zero-crossing-points and a large low frequency output voltage ripple[2],[3]. In this paper, single-stage ZCS QRC power factor corrector based on flyback topology operating in DCM. This converter gives a good power factor, improved input current waveform without distortion at zero-crossing-points, and tight output
regulation. In general, switching component of ZCS QRC suffers from additional voltage stress due to a serious ringing during off-state. Thus, by adoption of active clamp circuit in the proposed converter, the ringing effect can be eliminated[4].

II. MODE ANALYSIS

Fig. 1 shows the circuit diagram of the proposed converter with a conventional single output voltage loop. The basic structure can be understood as a cascade connection of a boost converter followed by a flyback QRC and these converters share the same switch. An active clamp circuit for eliminating the ringing effect is shown in dotted line. As shown in Fig. 2, each switching period is subdivided into eight modes and their topological states are shown in Fig. 3.

Mode 1 (t₀≤t≤t₁)

Mode 1 begins at t₀ when the switch Q₁ is turned on. Since the resonant inductor current, \( I_{L}(t) \), is smaller than the magnetizing current reflected to the transformer primary, \( I_{m} \), the rectifying diode, \( D₁ \), maintains on-state and the resonant capacitor voltage, \( V_{C}(t) \), is clamped to the output voltage, \( V_{o} \). Where, \( n \) means the transformer turns ratio. Thus, \( I_{L}(t) \) is linearly increased and can be expressed as

\[
I_{L}(t) = \frac{V_{o} + nV_{o}}{L_{r}} (t - t_{0}).
\]

(1)

Also, the input inductor current is linearly increased with the slope of \( V_{o}/L_{m} \) as follows:

\[
I_{Lm}(t) = \frac{V_{o}}{L_{m}} (t - t_{0}).
\]

(2)

which continues until the end of mode 2. This mode stops when \( I_{L}(t) \) reaches \( I_{m} \).

Mode 2 (t₁≤t≤t₂)

The rectifying diode, \( D₁ \), is reverse biased as the resonant capacitor discharges its energy to the resonant inductor. The voltage across the resonant capacitor, \( V_{C}(t) \), decreases sinusoidally as

\[
\frac{dV_{C}(t)}{dt} = \frac{I_{s}}{C_{r}} - \frac{nI_{L}(t)}{C_{r}}
\]

(3)

and the rate of increase of the resonant current becomes

\[
\frac{dI_{L}(t)}{dt} = \frac{V_{o} + nV_{o}}{L_{r}} + \frac{nV_{o}}{L_{r}}.
\]

(4)

The resonant inductor current and the input inductor current flow together into the switch Q₂ and this current switch, \( I_{Q}(t) \), will continue to oscillate and feed energy back to the link capacitor until time \( t₁ \).

Mode 3 (t₂≤t≤t₃)

Mode 3 begins after \( Q₂ \) is turned off at \( t₂ \). Since the current flowing in the resonant inductor cannot change abruptly, the diode \( D₂ \) is forced to be on-state to make the path for \( I_{L}(t) \) and the diode \( D₁ \) also starts to conduct to transfer the energy charging in \( L_{m} \) to the link capacitor. Thus, the resonant capacitor, \( C_r \), is charged by \( I_{L}(t) \) reflected to the transformer secondary through \( D₁ \) and \( D₂ \) as well as \( I_{Q}(t) \). From the mode diagram shown in Fig. 3(c) the differential equations can be written as follows:

\[
\frac{dI_{L}(t)}{dt} = \frac{nV_{o}}{L_{r}}
\]

(7)

\[
\frac{dV_{C}(t)}{dt} = \frac{I_{Q}(t)}{C_{r}} - \frac{nI_{L}(t)}{C_{r}}
\]

(8)

Since the switch \( Q₁ \) is turned off after mode 2, \( I_{Lm}(t) \) begins to be linearly decreased as follows:

\[
I_{Lm}(t) = \frac{V_{o} - nV_{o}}{L_{m}} (t - t_{2}) + \frac{V_{o}}{L_{m}} (T_{d1} + T_{d2}).
\]

(11)

where \( T_{d1} \) and \( T_{d2} \) mean the durations of modes 1 and 2, respectively. This mode stops when \( V_{C}(t) \) is equal to \( V_{o} \).

Mode 4 (t₃≤t≤t₄)

When \( C_r \) is charged to the point which \( D₂ \) is forward biased at \( t₃ \), the output bulk capacitor is connected to the resonant capacitor in parallel and \( V_{C}(t) \) is clamped to \( V_{o} \), which results in the linear increase of \( I_{L}(t) \) as shown in eqs. (12) and (13):

\[
I_{L}(t) = \frac{V_{o}}{nL_{r}} (t - t_{3}) + I_{Lq}(t_{3})
\]

(12)

\[
V_{C}(t) = V_{o}
\]

(13)

where \( I_{Lq}(t₃) \) is the initial condition of mode 3. Since \( I_{L}(t) \) reflected to the transformer secondary and the magnetizing current flow together into the load, the powering mode is initiated. Until the energy held in \( L₀ \) is fully transferred to the output stage, both \( D₁ \) and \( D₂ \) keep conducting. Therefore, as can be seen in the mode diagram, the drain-source voltage of the switch \( Q₂ \) is equal to the link voltage during modes 3 and 4.

Mode 5 (t₄≤t≤t₅)

At the zero-crossing instant of \( I_{L}(t) \), \( D₂ \) is blocked and a new resonant network is formed between \( L₀ \) and \( C_q \) as shown in Fig. 3(e). The resonant inductor current, \( I_{Lq}(t) \), and the drain-source voltage of \( Q₃ \), \( V_{Q}(t) \), increase with the following rates:

\[
\frac{dI_{Lq}(t)}{dt} = \frac{V_{o} + nV_{o}}{L_{r}} - \frac{V_{Q}(t)}{L_{r}}
\]

(14)

\[
\frac{dV_{Q}(t)}{dt} = \frac{I_{s}}{C_{q}}
\]

(15)

with the initial condition of \( I_{Lq}(t₅)=0 \) and \( V_{Q}(t₅)=V_{o} \). When \( V_{Q}(t) \) reaches to \( V_{o} \), the next mode begins.

Mode 6, 7 (t₅≤t≤t₆)
Once $V_Q(t)$ increases to the point where the antiparallel diode of $Q_2$ begins to conduct, $V_Q(t)$ is clamped to the clamp voltage. During mode 6 and 7, the clamp capacitor current, $I_{C}(t)$, flows in a resonant manner by the clamp capacitor, $C_n$, and the resonant inductor, $L_r$. This can be expressed as follows:

$$I_C(t) = I_{L}(t_2) + \frac{V_C + nV_o - V_{Q}(t-t_b)}{L_r}(t-t_b)$$

where $I_{L}(t_2) = \sqrt{(nV_o)^2 - (V_C + nV_o - V_{Q(2)})^2}/Z_o$. During mode 6, $I_{L}(t)$ decreases to zero with the same slope of mode 3 and $D_r$ is blocked.

**Mode 8** ($t < t_8$)

The auxiliary switch, $Q_2$, is turned off at $t_t$ and the resonant inductor, $L_r$, resonates with the output capacitance of $Q_1$, $C_Q$. During this small dead time, the energy stored in $L_r$ discharges some quantity of the energy stored in $C_Q$.

**III TURN-ON TIME OF $Q_2$**

In order to guarantee the operation of mode 3, 4, and 5, $Q_2$ must not be turned on prior to the end of mode 5. Also, to discharge the energy of the clamp capacitor, $Q_2$ must be turned on before the clamp capacitor current reverses its direction. Since the time durations are varying under line and load conditions, $\Delta T_{Q2}$, which is defined as the dead time after $Q_2$ is turned on, should satisfy

$$\max\left\{ \sum_{n} T_{a(n)} - T_{Q2} \right\} \leq \Delta T_{Q2} \leq \min\left\{ \frac{T_{a(2)} + T_{a(4)}}{2} \right\}$$

where $T_{Q2}$ is the pulse width of the gate signal of $Q_2$. This condition happens when the line voltage has a peak value at a full load.

**IV. DESIGN**

**A. Selection of $L_{a}$ and $n$**

To determine $L_{a}$, a steady state analysis must be performed in advance. By averaging the large signal model equations half a line cycle, the solutions of $V_C$ and $V_o$ become

$$V_C = \frac{V_{em}}{\sqrt{2}} \left( 1 + \frac{1 + 0.8282n^2R_{L_a}(1 - d_b)^4}{L_a^2 \omega_r f_r} \right)$$

$$V_o = \frac{d_b}{1 - d_b} \frac{V_C}{n}$$

where $d_b = f_b/f_r$. From above two equations, the transformer turns ratio can be founded as:

$$n = \frac{\sqrt{2} L_a \omega_r V_o V_{em} d_b}{L_a \omega_r V_o^2 (1 - d_b) - 0.428 V_{em} R_{L_a}(1 - d_b) d_b}$$

To maintain a sinusoidal line current, the input inductor, current must flow in DCM over entire line cycle. This requirement is guaranteed by the following condition as

$$\frac{\sqrt{2} V_{em}}{V_C - \sqrt{2} V_{em}} d_b \leq 1 - d_b.$$  \hspace{1cm} (23)

With eqs. (20), (21), and (23), the maximum $L_{a}$ to meet DCM can be calculated as follows:

$$L_{a} \leq \frac{0.428 d_b R_{L_a} V_{em}^2}{f_b V_o^2}.$$  \hspace{1cm} (24)

Once $L_{a}$ is calculated using eq. (24) and design specifications at the worst case, the transformer turns ratio, $n$, can be obtained using eq. (22).

**B. Selection of $L_r$ and $C_r$**

During mode 2, the switch current is written as

$$I_Q(t) = \frac{I_a}{n} + \frac{1}{Z_r} (V_C + nV_o) \sin\omega_r(t-t_t) + \frac{V_f}{L_r}\left(t-t_t + T_d\right).$$

In order to achieve a ZCS condition over the entire line cycle, the switch current must be zero at the end of mode 2 when the line voltage has a peak value. This can be written as follows:

$$\frac{I_a}{n} + \frac{1}{Z_r} (V_C + nV_o) \sin\xi + \frac{\sqrt{2} V_{em}}{L_{a}} (\frac{\xi}{\omega_r} + T_d) = 0$$

where $\xi$ is defined as $\omega_r T_d$. This equation may be satisfied when $\xi$ has a value between $\pi$ and $2\pi$. It is necessary to select a suitable due to the heavy current stress of switch, which is the general characteristic of a ZCS QRC. Eq. (26) clearly shows that a current stress of the switch becomes minimal when the characteristic impedance $Z_r$ satisfies a given resonant frequency is selected as large as possible and this condition can be accomplished if $\xi$ has the value of $3\pi/2$. Thus eq. (26) is rewritten as follows:

$$\frac{I_a}{n} - \frac{1}{Z_r} (V_C + nV_o) + \frac{\sqrt{2} V_{em}}{L_{a}} (\frac{3\pi}{2\omega_r} + T_d) = 0$$

Therefore, $L_a$ and $C_r$ are determined from eq. (27), and a desired resonant frequency in rad/sec, $\omega_r$, at a full load condition.

**C. Selection of $C_r$**

To prevent the ringing across $Q_1$ when $Q_1$ is turned off, the resonant frequency formed by $C_r$ and $L_r$ should be sufficiently low. On the other hand, if too large a. value of $C_r$ is chosen, it may be bulky and costly. Therefore, a good design guideline has been suggested that the capacitor value is selected so that one half of the resonant period formed by $C_r$ and $L_r$ exceeds the maximum off time of $Q_1$.[9] This can be expressed as follows:

$$C_r \geq \left( \frac{1 - d_b}{2\pi f_b V_{a,\min}} \right)^2$$

**D. Selection of Switches**

Assuming that the clamp capacitor is selected sufficiently large, the voltage stress of switches $Q_1$ and
\[ Q_2 = V_{c1,2} V_{c} + n V_{o} \]  

(29)

The worst case of voltage stress happens at a light load. Thus, the maximum voltage stress can be found using eqs. (20) and (29) with \( R_c = R_{c,\text{max}} \) and \( f_{in} = f_{in,\text{min}} \). Also, the worst case of current stress of \( Q_2 \) happens at a full load and the peak line voltage. The peak current stress can be expressed as

\[
I_{\text{on}} = \frac{\sqrt{2} V_{\text{rms}}}{L_{in}} \left( \frac{\pi}{2\omega} + T_d \right) + \frac{I}{n} + \frac{1}{Z_p} (V_c + n V_o).
\]  

(30)

V. EXPERIMENTAL RESULTS

The prototype converter has been constructed to show the operation of the proposed converter based on the design equations with \( V_s = 110V_{\text{rms}}, V_o = 15V, P_o = 70W, f_i = 1.25MHz, f_i_{\text{max}} = 300kHz, \) and \( \eta = 85\% \). Using the design equations given in section V, the
Table 1 Parameter Lists

<table>
<thead>
<tr>
<th>$L_f$</th>
<th>80μH</th>
<th>$Q_1$, $Q_2$</th>
<th>IRFP450</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_r$</td>
<td>9μH</td>
<td>$D_1$, $D_2$</td>
<td>D5160</td>
</tr>
<tr>
<td>$C_f$</td>
<td>0.1μF</td>
<td>$D_3$</td>
<td>FML36S</td>
</tr>
<tr>
<td>$C_p$</td>
<td>34nF</td>
<td>$B_D$</td>
<td>D6SB60L</td>
</tr>
<tr>
<td>$C_c$</td>
<td>1μF</td>
<td>$n$:1</td>
<td>4.3:1</td>
</tr>
<tr>
<td>$C_o$</td>
<td>1000μF</td>
<td>$\Delta T_{Q2}$</td>
<td>1μs</td>
</tr>
</tbody>
</table>

Converter parameters are selected as listed in Table 1. Figs. 4 and 5 show key waveforms of the proposed converter. As can be seen in these figures, the switching waveforms are well agreed with theoretical analysis and the filtered line current follows the line voltage with low line current distortion at line zero-crossings while the output voltage is tightly regulated. Fig. 6 is the experimental waveforms of drain-source voltage of $Q_2$ with RCD clamp and active clamp circuit. This figure shows that the drain-source voltage of $Q_2$ can be clearly clamped by the active-clamp circuit, which results in the reduction of additional voltage stress caused by the ringing effect. To show the advantages of the proposed converter, some comparisons are made with ZCS-QR SEPIC. Fig. 7 shows the normalized input current waveforms of ZCS-QR SEPIC and the proposed converter as a function of load for one half-cycle. This figure shows that the line current of the proposed converter does not have an offset at the line zero-crossing and it is more close to the sinusoidal waveform than the line current of ZCS-QR SEPIC. The measured harmonic currents are shown in Fig. 8. Fig. 9 shows the plot of the power factor as a function of output power in the two converters. As can be seen in this figure, due to the lower THD of the proposed converter compared with that of ZCS-QR SEPIC, the power factor of the proposed converter stays more higher. Finally, the efficiency of the proposed converter is plotted in Fig. 10. This figure shows that this converter has the efficiency of about 87% at the rated condition.

VI. CONCLUSIONS

This paper has presented the analysis, design, and experimental results of an integrated ZCS QRC for PFC operating in DCM. By eliminating the distortion of the line zero-crossings in the line current waveform, THD and power factor can be improved. Since the proposed converter is capable of producing the desired output voltage without a significant output voltage ripple, it is possible to carry out the tight and fast output voltage regulation with a wide bandwidth output voltage controller while not degrading the line current waveform. In addition, the voltage stress caused from the ringing effect can be reduced by using active clamp method while achieving ZCS of the main switch. The prototype converter gives a high power factor of above 0.985, low THD, and a high efficiency of 87%. Therefore, the proposed converter is expected to be suitable for a compact power converter with a tightly regulated output voltage requiring a switching frequency of more than several hundreds kHz.

REFERENCES


