• Title, Summary, Keyword: crosstalk

Search Result 464, Processing Time 0.04 seconds

Bus Encoding for Low Power and Crosstalk Delay Elimination (저전력과 크로스톡 지연 제거를 위한 버스 인코딩)

  • 여준기;김태환
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.29 no.12
    • /
    • pp.680-686
    • /
    • 2002
  • In deep-submicron (BSM) design, coupling effects between wires on the bus cause serious problems such as crosstalk delay, noise, and power consumption. Most of the previous works on bus encoding are targeted either to minimize tile power consumption on bus or to minimize the crosstalk delay, but not both. In this paper, we propose a new bus encoding algorithm that minimizes the power consumption on bus and eliminates the crosstalk delay simultaneously. We formulate and solve the problem by minimizing a weighted sum of the self transition and cross-coupled transition activities on bus From experiments using a set of benchmark designs. it is shown that the proposed encoding technique consumes at least 15% less power over the existing techniques, while completely eliminating the crosstalk delay.

Analysis of Crosstalk between PCB Traces in Frequency and Time Domain (주파수 및 시간 영역에서 인쇄회로기판 선로의 혼신 해석)

  • 이애경;심환우;조광윤
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.7 no.5
    • /
    • pp.430-439
    • /
    • 1996
  • In printed circuit board (PCB) design, it is necessary to predict the crosstalk effect among traces on the circuitary behavior. In this paper, crosstalk between parallel or crossing traces was treated by the finite difference time domain (FDTD) method. They are the typical models of PCB traces and the crosstalk is a major contributor in the creation of electromagnetic interference (EMI). The crosstalk effect was computed for the variation of distance spacing and length of parallel traces and crossing traces. The results in time and frequency domain are discussed and compared with those using MDS(microwave design system) and HFSS(high frequency structure simulator). The comparison shows that the FDTD method can be of wide application in analysis model and save the time required for calculation.

  • PDF

An Efficient Interconnect Test Pattern Generation Algorithm for Crosstalk Faults (Crosstalk 고장 점검을 위한 효과적인 연결선 테스트 패턴 생성 알고리즘에 관한 연구)

  • Han, Ju-Hee;Song, Jae-Hoon;Yi, Hyun-Bean;Kim, Jin-Kyu;Park, Sung-Ju
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.12
    • /
    • pp.71-76
    • /
    • 2007
  • The effect of crosstalk errors is most significant in high-performance circuits. This paper presents effective test patterns for SoC and Board level interconnects considering actual effective aggressors. Initially '6n' algorithm, where 'n' is the total number of interconnect nets, is analyzed to detect and diagnose 100% crosstalk faults. Then, more efficient algorithm is proposed reducing the number of test patterns significantly while maintaining complete crosstalk fault coverage.

Timing Window Shifting by Gate Sizing for Crosstalk Avoidance (크로스톡 회피를 위한 게이트 사이징을 이용한 타이밍 윈도우 이동)

  • Zang, Na-Eun;Kim, Ju-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.11
    • /
    • pp.119-126
    • /
    • 2007
  • This paper presents an efficient heuristic algorithm to avoid crosstalk which effects to delay of CMOS digital circuit by downsizing and upsizing of Gate. The proposed algorithm divide into two step, step1 performs downsizing of gate, step2 performs upsizing, so that avoid adjacent aggressor to critical path in series. The proposed algorithm has been verified on LGSynth91 benchmark circuits and Experimental results show an average 8.64% Crosstalk Avoidance effect. This result proved new potential of proposed algorithm.

A Cable Crosstalk Simulation method using Microwave Studio & T-matrix Cascading and Crosstalk Analysis of Twisted Wire Pairs(TWP) including Straight Sections (Microwave Studio와 전달행렬 캐스케이딩을 이용한 케이블 누화 시뮬레이션 방법과 직선구간을 포함하는 Twisted Wire Pairs(TWP) 누화 분석)

  • Min, Tae Hong
    • Journal of the Korea Society for Simulation
    • /
    • v.26 no.1
    • /
    • pp.47-54
    • /
    • 2017
  • This research explains a simulation method of cable crosstalk using Microwave Studio(MWS), Matlab and analyzes the crosstalk of Twisted Wire Pairs(TWP) applied to the aerospace or the military. TWP have a periodic configuration of long twisted wires along a axis. It is impossible to conduct the simulation of TWP due to the increased meshs according to the long length configuration. Transmission matrix(T-matrix) cascading method which is suitable to analyze the periodic configuration has been adopted to get the crosstalk of total cable so that the total simulation time has been decreased. In this paper, the crosstalk analysis of TWP including the connector modeled to straight sections has been performed.

Far-End Crosstalk Compensation for High-Speed Interface (고속 인터페이스를 위한 원단누화 보상 기술 동향)

  • Lee, Won-Byoung;Kong, Bai-Sun
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.1046-1053
    • /
    • 2019
  • In a multi-channel single-ended system, the far-end crosstalk (FEXT) due to mutual inductance and mutual capacitance between two adjacent channels critically limit the bandwidth. FEXT causes crosstalk-induced jitter (CIJ) and crosstalk-induced glitch (CIG) which leads to timing margin and voltage margin degradations, respectively. Therefore, FEXT must be compensated in order to increase eye opening and achieve high data-rate. It can be compensated in transmitter by controlling the timing of the data or reshaping the waveform of the signal. Also, FEXT can be compensated in receiver by generating mimicked FEXT using high-pass filter. In this paper, recent techniques to compensate FEXT are investigated, with discussions of their pros and cons.

Minimization of Crosstalk by Optimum Synthesis of Profiles of Multiple Coupled Data Transmission Lines on Microstrip (다중결합된 마이크로스트립 데이터 전송로 자태의 최적합성을 통한 누화 최소화)

  • 박의준
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.12
    • /
    • pp.1-11
    • /
    • 1998
  • A line profile synthesis method is presented that minimizes the nearest-neighbor crosstalk peak level for high-speed pulse transmission in multi-coupled microstrip signal buses. We adopted the optimization technique for the reflected wave control on bus lines resulting in increasing the average spacing between strip conductors, since in a parallel-conductor bus the crosstalk energy is concentrated at the nearest neighbors of the driven line. The generalized S-matrix technique is applied for the input and output waveform prediction, and crosstalk characteristics of various nonuniform lines synthesized for increasing the average spacing are analyzed by comparing each other. Simulation results demonstrate that the Chebyshev taper with dips is adequate to significantly minimize the crosstalk peak level under the satisfactory waveform integrity since the profile is oriented to evenly reflect significant pulse spectra within the frequency range of pulse.

  • PDF

Detection Method of Face Rotation Angle for Crosstalk Cancellation (크로스토크 제거를 위한 얼굴 방위각 검출 기법)

  • Han, Sang-Il;Cha, Hyung-Tai
    • Journal of Korean Institute of Intelligent Systems
    • /
    • v.17 no.1
    • /
    • pp.58-65
    • /
    • 2007
  • The method of 3D sound realization using 2 speakers provides two advantages: cheap and easy to build. In the case, crosstalk between 2 speakers has to be eliminated. To calculate and remove the effect of the crosstalk it is essential to find a rotation angle of human head correctly. In the paper, we suggest an algorithm to find the head angle of 2 channel system. We first detect a face area of the given image using Haar-like feature. After that, the eve detection using pre-processor and morphology method. Finally, we calculate the face rotation angle with the face andi the eye location. As a result of the experiment on various face images, the proposed method improves the efficiency much better than the conventional methods.

Numerical Simulation of Hydro-Acoustic Flow in Piezo Inkjet Print Head (피에조 잉크젯 헤드의 음향파 거동의 수치 해석)

  • Lee, You-Seop;Wee, Sang-Kwon;Oh, Se-Young;Chung, Jae-Woo
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.31 no.1
    • /
    • pp.51-61
    • /
    • 2007
  • This paper presents numerical and theoretical studies of acoustic wave interactions in slightly compressible liquids within piezoelectrically driven inkjet print heads. The interconnected flow channels may cause jet crosstalk, resulting in poor printing quality. It should be reduced by modifying the channel structure with the acoustic wave interactions considered. Compressible gas flow driven by the sudden movement of a top wall in the channel is calculated using Flow3D and is validated with the narrow gap theory. Limited compressibility model of the Flow3D is employed to calculate pressure waves of slightly compressible ink flow. It is found that reducing restrictor width can damp out the jet crosstalk by inhibiting the pressure wave propagation. The degree of crosstalk has been quantified using the maximum values of cross-correlations between neighboring channels and a critical channel dimension for acceptable crosstalk has been proposed. This finding is verified by drop visualization experiments using silicon-micromachined piezo inkjet print heads that are fabricated by our group.

A CMOS Cell Driver Model to Capture the Effects of Coupling Capacitances (결합 커패시턴스의 영향을 고려한 CMOS 셀 구동 모델)

  • Cho, Kyeong-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.11
    • /
    • pp.41-48
    • /
    • 2005
  • The crosstalk effects that can be observed in the very dee submicron semiconductor chips are due to the coupling capacitances between interconnect lines. The accuracy of the full-chip timing analysis is determined by the accuracy of the estimated propagation delays of cells and interconnects within the chip. This paper presents a CMOS cell driver model and delay calculation algerian capturing the crosstalk effects due to the coupling capacitances. The proposed model and algorithm were implemented in a delay calculation program and used to estimate the propagation delays of the benchmark circuits extracted from a chip layout. We observed that the average discrepancy from HSPICE simulation results is within $1\%$ for the circuits with a victim affected by $0\~10$ aggressors.