• Title, Summary, Keyword: C4.5 Algorithm

Search Result 288, Processing Time 0.039 seconds

An Optimized Hardware Implementation of SHA-3 Hash Functions (SHA-3 해시 함수의 최적화된 하드웨어 구현)

  • Kim, Dong-Seong;Shin, Kyung-Wook
    • Journal of IKEEE
    • /
    • v.22 no.4
    • /
    • pp.886-895
    • /
    • 2018
  • This paper describes a hardware design of the Secure Hash Algorithm-3 (SHA-3) hash functions that are the latest version of the SHA family of standards released by NIST, and an implementation of ARM Cortex-M0 interface for security SoC applications. To achieve an optimized design, the tradeoff between hardware complexity and performance was analyzed for five hardware architectures, and the datapath of round block was determined to be 1600-bit on the basis of the analysis results. In addition, the padder with a 64-bit interface to round block was implemented in hardware. A SoC prototype that integrates the SHA-3 hash processor, Cortex-M0 and AHB interface was implemented in Cyclone-V FPGA device, and the hardware/software co-verification was carried out. The SHA-3 hash processor uses 1,672 slices of Virtex-5 FPGA and has an estimated maximum clock frequency of 289 Mhz, achieving a throughput of 5.04 Gbps.

GA-Enhanced Dual-Band Aperiodic Linear Dipole Array with Low Sidelobe Level (낮은 부엽 준위를 갖는 이중 대역 다이폴 배열 안테나)

  • Son, Trinh-Van;Kwon, Gina;Hwang, Keum Cheol;Park, Joon-Young;Kim, Seon-Joo;Kim, Dong-Hwan
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37C no.12
    • /
    • pp.1296-1302
    • /
    • 2012
  • In this research, optimization of a dual-band dipole array was performed using genetic algorithm. A non-uniform, aperture-shared linear array was configured with dipoles which resonate at 4 GHz and 9.5 GHz. The excited current distributions on dipoles were computed considering mutual coupling between dipole elements. The current distributions were also computed using method of moment (MoM). The optimization using genetic algorithm was performed to obtain the low sidelobe levels in two operating frequency band. The PSLs of the optimized array for 4 GHz and 9.5 GHz are -15.7 dB and -17 dB, respectively. Comparison between computed and simulated results are also discussed.

Validation Testing Tool for Light-Weight Stream Ciphers (경량 스트림 암호 구현 적합성 검증 도구)

  • Kang Ju-Sung;Shin Hyun Koo;Yi Okyeon;Hong Dowon
    • The KIPS Transactions:PartC
    • /
    • v.12C no.4
    • /
    • pp.495-502
    • /
    • 2005
  • Cryptographic algorithm testing is performed to ensure that a specific algorithm implementation is implemented correctly and functions correctly. CMVP(Cryptographic Module Validation Program) of NIST in US is the well-known testing system that validates cryptographic modules to Federal Information Processing Standards (FIPS). There is no FIPS-approved stream cipher, and CMVP doesn't involve its validation testing procedure. In this paper we provide validation systems for three currently used light-weight stream ciphers: Bluetooth encryption algorithm E0, 3GPP encryption algorithm A5/3, and RC4 used for WEP and SSL/TLS Protocols. Moreover we describe our validation tools implemented by JAVA programing.

An FPGA Design of High-Speed Turbo Decoder

  • Jung Ji-Won;Jung Jin-Hee;Choi Duk-Gun;Lee In-Ki
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.6C
    • /
    • pp.450-456
    • /
    • 2005
  • In this paper, we propose a high-speed turbo decoding algorithm and present results of its implementation. The latency caused by (de)interleaving and iterative decoding in conventional MAP turbo decoder can be dramatically reduced with the proposed scheme. The main cause of the time reduction is to use radix-4, center to top, and parallel decoding algorithm. The reduced latency makes it possible to use turbo decoder as a FEC scheme in the real-time wireless communication services. However the proposed scheme costs slight degradation in BER performance because the effective interleaver size in radix-4 is reduced to an half of that in conventional method. To ensure the time reduction, we implemented the proposed scheme on a FPGA chip and compared with conventional one in terms of decoding speed. The decoding speed of the proposed scheme is faster than conventional one at least by 5 times for a single iteration of turbo decoding.

Hardware Accelerated Design on Bag of Words Classification Algorithm

  • Lee, Chang-yong;Lee, Ji-yong;Lee, Yong-hwan
    • Journal of Platform Technology
    • /
    • v.6 no.4
    • /
    • pp.26-33
    • /
    • 2018
  • In this paper, we propose an image retrieval algorithm for real-time processing and design it as hardware. The proposed method is based on the classification of BoWs(Bag of Words) algorithm and proposes an image search algorithm using bit stream. K-fold cross validation is used for the verification of the algorithm. Data is classified into seven classes, each class has seven images and a total of 49 images are tested. The test has two kinds of accuracy measurement and speed measurement. The accuracy of the image classification was 86.2% for the BoWs algorithm and 83.7% the proposed hardware-accelerated software implementation algorithm, and the BoWs algorithm was 2.5% higher. The image retrieval processing speed of BoWs is 7.89s and our algorithm is 1.55s. Our algorithm is 5.09 times faster than BoWs algorithm. The algorithm is largely divided into software and hardware parts. In the software structure, C-language is used. The Scale Invariant Feature Transform algorithm is used to extract feature points that are invariant to size and rotation from the image. Bit streams are generated from the extracted feature point. In the hardware architecture, the proposed image retrieval algorithm is written in Verilog HDL and designed and verified by FPGA and Design Compiler. The generated bit streams are stored, the clustering step is performed, and a searcher image databases or an input image databases are generated and matched. Using the proposed algorithm, we can improve convenience and satisfaction of the user in terms of speed if we search using database matching method which represents each object.

Optimization of Growth Environment in the Enclosed Plant Production System Using Photosynthesis Efficiency Model (광합성효율 모델을 이용한 밀폐형 식물 생산시스템의 재배환경 최적화)

  • Kim Keesung;Kim Moon Ki;Nam Sang Woon
    • Protected Horticulture and Plant Factory
    • /
    • v.13 no.4
    • /
    • pp.209-216
    • /
    • 2004
  • This study was aimed to assess the effects of microclimate factors on lettuce chlorophyll fluorescent responses and to develop an environment control system for plant growth by adopting a simple genetic algorithm. The photosynthetic responses measurements were repeated by changing one factor among six climatic factors at a time. The maximum Fv'/Fm' resulted when the ambient temperature was $21^{\circ}C,\;CO_2$ concentration range of 1,200 to 1,400 ppm, relative humidity of $68\%$, air current speed of $1.4m{\cdot}s^{-1}$, and the temperature of nutrient solution of $20^{\circ}C$. In PPF greater than $140{\mu}mol{\cdot}m^{-2}{\cdot}s^{-1}$, Fv'/Fm' values were decreased. To estimate the effects of combined microclimate factors on plant growth, a photosynthesis efficiency model was developed using principle component analysis for six microclimate factors. Predicted Fv'/Fm' values showed a good agreement to measured ones with an average error of $2.5\%$. In this study, a simple genetic algorithm was applied to the photosynthesis efficiency model for optimal environmental condition for lettuce growth. Air emperature of $22^{\circ}C$, root zone temperature of $19^{\circ}C,\;CO_2$ concentration of 1,400 ppm, air current speed of $1.0m{\cdot}s^{-1}$, PPF of $430{\mu}mol{\cdot}m^{-2}{\cdot}s^{-1}$, and relative humidity of $65\%$ were obtained. It is feasible to control plant environment optimally in response to microclimate changes by using photosynthesis efficiency model combined with genetic algorithm.

Intelligent Service Reasoning Model Using Data Mining In Smart Home Environments (스마트 홈 환경에서 데이터 마이닝 기법을 이용한 지능형 서비스 추론 모델)

  • Kang, Myung-Seok;Kim, Hag-Bae
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.12B
    • /
    • pp.767-778
    • /
    • 2007
  • In this paper, we propose a Intelligent Service Reasoning (ISR) model using data mining in smart home environments. Our model creates a service tree used for service reasoning on the basis of C4.5 algorithm, one of decision tree algorithms, and reasons service that will be offered to users through quantitative weight estimation algorithm that uses quantitative characteristic rule and quantitative discriminant rule. The effectiveness in the performance of the developed model is validated through a smart home-network simulation.

Implementation of 3-D Collision Avoidance Algorithm and Comparison of Micro Controller Unit's Performance using Real-Time Operating System (항공기 3차원 충돌회피 알고리즘 구현과 실시간 운영체계를 이용한 Micro Controller Unit의 성능 비교)

  • Lim, Ji-Sung;Kim, Dong-Sin;Park, In-Hyeok;Lee, Sangchul
    • Journal of Aerospace System Engineering
    • /
    • v.12 no.5
    • /
    • pp.48-53
    • /
    • 2018
  • In this study, Real-Time Operating System(RTOS) and 3-D collision avoidance algorithm are implemented to three different Miciro Controller Unit(MCU)s and their performances compared. We selected Microchip Technology's ATmega2560, STM's ARM Cortex-M3 and ARM Cortex-M4, because they are widely used. FreeRTOS, an open-source operating system, was also used. The 3D collision avoidance algorithm consists of the vertical and the horizontal avoidance algorithm, which is implemented using C++. The performances of the MCUs were compared with respect to used memory and calculation time. As a result, Cortex-M4's calculation time was the fastest and ATmega2560 used least memory.

Convergence of the Image Evaluation by BI-RADS Classification in Accordance with Algorithms in DR Mammography (디지털 유방촬영술에서 BI-RADS의 구분에 따른 알고리즘별 영상의 융복합적 평가)

  • Lee, Mi-Hwa
    • Journal of Digital Convergence
    • /
    • v.13 no.9
    • /
    • pp.489-495
    • /
    • 2015
  • Image availability evaluated by the degree of agreement and sensitive using the process improve visualization according to the Algorithm modification in Image Post-Processing. Reliability measured by the Breast Imaging Reporting and Data System. 172 patients visit same period divided by BI-RADS, category five stages, and contents of breast parenchyma into Calcification, Nodule and Mass. Evaluated the TE/PV image reliability, visualization sensitive, agreement of diagnosis. Convergence analysis was an in various fields. According to the result of this research, PV has higher sensitive and accuracy about lesions than TE visual and there is a difference insensitive by contents of breast parenchyma. Therefore, practical use of Algorithm Modification(Tissue Equalization: TE, Premium View: PV) is expected to improve more accurate, useful diagnosis, which has not been easy until now.