Metastability Window Measurement of CMOS D-FF Using Bisection

이분법을 이용한 CMOS D-FF의 불안정상태 구간 측정

  • 김강철 (전남대학교 컴퓨터공학과) ;
  • Received : 2016.11.07
  • Accepted : 2017.04.24
  • Published : 2017.04.30


As massive integration technology of transistors has been developing, multi-core circuit is fabricated on a silicon chip and a clock frequency is getting faster to meet the system requirement. But increasing the clock frequency can induce some problems to violate the operation of system such as clock synchronization, so it is very import to avoid metastability events to design digital chips. In this paper, metastability windows are measured by bisection method in H-spice depending on temperature, supply voltage, and the size of transmission gate with D-FF designed with 180nm CMOS process. The simulation results show that the metastability window(: MW) is slightly increasing to temperature and supply voltage, but is quadratic to the area of a transmission gate, and the best area ration of P and Ntransitor in transmission gate is P/N=4/2 to get the least MW.


  1. W. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge: Cambridge University Press, 1998.
  2. J. Chong, "Design of a New Mesochronous Synchronizer for Network on Chip," Master's Thesis, Chonnam National University, 2015.
  3. N. Hee and D. Harris, CMOS VLSI design. Boston: Addison Wesley, 2011.
  4. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel and Distributed Systems, vol. 16, no. 2, 2005, pp. 113-129.
  5. D. Li, P. Chuang, and M. Sachdev, "Comparative analysis and study of metastability on high-performance flip-flops," Quality Electronic Design (ISQED), 2010 11th Int. Symp. on, San Jose, USA, Mar. 2010, pp. 853-860.
  6. T. Polzer and A. Steininger, "Digital Late-Transition Metastability Simulation Model," Digital System Design (DSD), 2013 Euromicro Conf. on, Santander, Spain, Sept. 2013, pp. 121-128.
  7. A. Majumdarf, W. Chen, and J. Guo, "Hold time validation on silicon and the relevance of hazards in timing analysis," Design Automation Conf., 2006 43rd ACM/IEEE, San Francisco, USA, Nov. 2010, pp. 326-331.
  8. X. Bai, P. Patel, and X. Zhang, "A New Statistical setup time and hold time Definition," IC Design & Technology (ICICDT), 2012 IEEE Int. Conf., San Diego, USA, May 2012, pp. 1-4.
  9. B. Rebaud, M. Belleville, C. Bernard, Z. Wu, M. Robert, P. Maurine, and N. Azemard, "Setup and Hold Timing Violations Induced by Process Variations, in a Digital Multiplier," Symp. on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual, Montpellier, France, Apr. 2008, pp. 316-321.
  10. C. Smin, N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim, and Y. Ismail, "Statistical static timing analysis: how simple can we get?,"Design Automation Conf., 2005. Proc. 42nd, Anaheim, USA, June 2005, pp. 652-657.
  11. V. Migairou, R. Wilson, S. Engels, Z. Wu, N. Azemard, and P. Maurine,"A simple statistical timing analysis flow and its application to timing margin evaluation," Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 07 Conf. Gothenburg, Sweden, Sept. 2007, pp. 138-147.
  12. Synopsys, "HSPICE$^{(R)}$ Reference Manual: Commands and Control Options," Reference Manual, 2008.
  13. K. Kim, "Measurement of setup an hold time in a CMOS DFF for a synchronizer," J. of th Korea Institute of Electronic Communication Scienses, Vol. 10, No. 8, 2015, pp. 883-889.