Growth of AlN/GaN HEMT structure Using Indium-surfactant

Jeong-Gil Kim\textsuperscript{1}, Chul-Ho Won\textsuperscript{1}, Do-Kywn Kim\textsuperscript{1}, Young-Woo Jo\textsuperscript{1}, Jun-Hyeok Lee\textsuperscript{1}
Yong-Tae Kim\textsuperscript{2}, Sorin Cristoloveanu\textsuperscript{3}, and Jung-Hee Lee\textsuperscript{1,5}

\textbf{Abstract}—We have grown AlN/GaN heterostructure which is a promising candidate for mm-wave applications. For the growth of the high quality very thin AlN barrier, indium was introduced as a surfactant at the growth temperature varied from 750 to 1070 °C, which results in improving electrical properties of two-dimensional electron gas (2DEG). The heterostructure with barrier thickness of 7 nm grown at of 800 °C exhibited best Hall measurement results; such as sheet resistance of 215 Ω/□, electron mobility of 1430 cm\textsuperscript{2}/V·s, and two-dimensional electron gas (2DEG) density of 2.04 × 10\textsuperscript{13}/cm\textsuperscript{2}. The high electron mobility transistor (HEMT) was fabricated on the grown heterostructure. The device with gate length of 0.2 µm exhibited excellent DC and RF performances; such as maximum drain current of 937 mA/mm, maximum transconductance of 269 mS/mm, current gain cut-off frequency of 40 GHz, and maximum oscillation frequency of 80 GHz.

\textbf{Index Terms} — AlN/GaN heterostructure, indium surfactant, HEMT, hall measurement

I. INTRODUCTION

AlGaN/GaN heterostructure has been widely researched for high frequency and high power applications due to the superior material properties of nitride-based material, such as wide bandgap, high saturation velocity and breakdown electric field \cite{1, 2}. To obtain high cut-off frequency ($f_{T}$), it is essential to reduce the gate length and also the barrier thickness of the device must be reduced, otherwise the device suffers from severe short channel effects (SCEs), which causes a degradation of device performance \cite{3, 4}. Unfortunately, the conventional AlGaN/GaN heterostructure shows poor electrical properties when the thickness of the AlGaN barrier becomes thinner than ~ 10 nm, reducing the two-dimensional electron gas (2DEG) density and decreasing the 2DEG mobility mainly due to the degraded crystalline quality of the AlGaN layer and insufficient piezoelectric polarization \cite{5}.

AlIN/GaN heterostructure becomes an attractive alternative due to its strong polarization and large bandgap discontinuity \cite{6-9}. The heterostructure even with ultra-thin AlN barrier has a great advantage of obtaining high 2DEG density, almost two times larger than that of conventional AlGaN/GaN heterostructure, which allows us to achieve excellent device performance in mm-wave applications.

In this paper, we report on the growth of AlIN/GaN heterostructure using indium-surfactant with various growth temperature and thickness of AlN barrier \cite{10, 11}. The 2DEG properties, epitaxial quality of AlN barrier, and surface roughness were estimated by Hall measurement, X-ray diffraction (XRD) and atomic force microscopy (AFM) measurement, respectively. In addition, the basic DC and RF performances were also measured from the high electron mobility transistor.

\textsuperscript{*}Corresponding author.
E-mail: jlee@ee.knu.ac.kr

\textsuperscript{1}School of Electronics Engineering, Kyungpook National University, Daegu 702-701, Korea
\textsuperscript{2}Semiconductor Materials and Devices Laboratory, Korea Institute of Science and Technology, Seoul 136-791, Republic of Korea
\textsuperscript{3}Institute of Microelectronics, Electromagnetism and Photonics, Grenoble Polytechnic Institute, Grenoble 38016, France
\textsuperscript{5}School of Electronics Engineering, Kyungpook National University, Daegu 701, Korea
II. EXPERIMENTAL DETAILS

Fig. 1. Schematic of AlN/GaN HEMT with T shaped gate (HEMT) fabricated on the proposed AlN/GaN heterostructure.

Table 1. Properties of 2DEG for the AlN/GaN heterostructures with different AlN thickness grown under various growth temperatures.

<table>
<thead>
<tr>
<th>Growth temperature, [°C]</th>
<th>Sheet resistance [Ω/□]</th>
<th>Electron mobility [cm²/Vs]</th>
<th>2DEG density [x 10¹⁵/cm²]</th>
</tr>
</thead>
<tbody>
<tr>
<td>750 (5 nm)</td>
<td>17520</td>
<td>22</td>
<td>1.11</td>
</tr>
<tr>
<td>800</td>
<td>32</td>
<td>1.51</td>
<td></td>
</tr>
<tr>
<td>5 nm</td>
<td>6 nm</td>
<td>7 nm</td>
<td>1.88</td>
</tr>
<tr>
<td>850 (5 nm)</td>
<td>350</td>
<td>1.61</td>
<td></td>
</tr>
<tr>
<td>950 (5 nm)</td>
<td>632</td>
<td>1.71</td>
<td></td>
</tr>
<tr>
<td>1070 (5 nm)</td>
<td>18020</td>
<td>37</td>
<td>0.93</td>
</tr>
<tr>
<td>1090 (5 nm)</td>
<td>8404</td>
<td>37.6</td>
<td>1.97</td>
</tr>
</tbody>
</table>

Fig. 1 shows the schematic of AlN/GaN HEMT with T shaped gate. The device structure was grown on the sapphire substrate by metal-organic chemical vapor deposition (MOCVD). Trimethylgallium (TMGa), trimethylaluminum (TMAI), ammonia (NH₃) and trimethylindium (TMIn) were used as the sources of Ga, Al, N, and In, respectively. 50 nm-thick initial GaN nucleation layer was grown at low-temperature of 525 °C. 2 µm-thick semi-insulating GaN layer was then grown at 1060 °C, which consists of 1st GaN layer grown with pressure of 50 Torr and 2nd GaN layer with 300 Torr. After then, the AlN barrier was grown with varying the growth temperature from 750 to 1070 °C under pressure of 100 torr. The flow rate of NH₃ and TMAI was 8000 and 55 sccm, respectively. The flow rate of TMIn was 500 sccm, which was used as a surfactant to improve the quality of AlN barrier and surface morphology. The growth temperature of the AlN layer must be very high, usually higher than 1200 °C, which would lead to the decomposition of underlying GaN layer due to the high growth temperature for the layer. In contrast, the Insurfactant plays a role of growing a high quality AlN barrier layer even at lower growth temperature, which also prevents the underlying GaN layer from being decomposed [11]. After growing the AlN barrier, GaN capping layer for 9 sec was grown sequentially with same temperature and pressure of AlN barrier growth.

For the fabrication of HEMT, MESA isolation was first performed by using transformer coupled plasma reactive ion etching (TCP-RIE) and 8 nm-thick Al₂O₃ layer was deposited by atomic layer deposition (ALD) to protect the AlN surface during thermal annealing process for ohmic contacts. After then, Si/Ti/Al/Ni/Au metal stack was deposited by electron-beam evaporator for source and drain ohmic contacts with rapid thermal annealing (RTA) at 500 °C for 20 s and 800 °C for 30 s in nitrogen ambient. The results of transmission line method (TLM) measurement shows the contact resistivity of 2.97 x 10⁻⁵ Ω -cm², contact resistance of 0.84 Ω-mm and sheet resistance of 235.09 Ω/□. For forming the gate metal, Al₂O₃ dielectric layer and GaN cap layer under the gate were etched, and then the T shaped gate metal of Ni/Au was deposited by electron beam lithography with length and width of 0.2 and 100 µm, respectively.

III. RESULTS AND DISCUSSION

Table 1 shows the 2DEG properties depending on the growth temperature and thickness of the AlN barrier by using Hall measurement. When the thickness of the AlN barrier layer is 5 nm (or < 5 nm) the electrical properties of the heterostructure were not satisfactory regardless of the growth temperature from 750 and 1070 °C. The carrier concentration and the carrier mobility were far below than expected. However, the quite reasonable quality was obtained at the growth temperature of 800 °C, which might indicate that the temperature is the optimized growth temperature. The (002) HR-XRD 2θ-ω scan at Korea Basic Science Institute (KBSI) in Fig. 2 shows that the 5 nm-thick AlN grown at 800 °C has better crystalline quality than others, even though the difference was not apparent because the thickness of the
AlN layer is very thin. As shown in Fig. 2, it is true that the AlN layer grown with In-surfactant may not be a perfect AlN layer in composition, but rather results in growth of Al$_x$In$_{1-x}$N layer with very small In-composition, expected from the peak position of AlInN and AlN layer [12]. The heterostructure grown at 800 °C also has better surface morphology with RMS roughness of 0.601 nm as shown in Fig. 3. The effect of In-surfactant are shown clearly in Table 1, which indicates the poor sheet resistance of 8404 Ω/□ and electron mobility of 37.6 cm$^2$/V·s for the AlN/GaN heterostructure grown without In-surfactant. The quality of the heterostructure was improved as the thickness of the AlN layer increased to 7 nm, exhibiting 2DEG density of 2.04 x 10$^{13}$/cm$^2$ (approximately two times larger than the value obtained from the conventional AlGaN/GaN heterostructure), electron mobility of 1430 cm$^2$/V·s, and sheet resistance of 215 Ω/□, which are comparable to the values obtained from other groups [13, 14]. Growth optimization is still needed to further increase the 2DEG density and the carrier mobility.

The 7 nm-thick AlN/GaN heterostructure grown at 800°C was used to fabricate HEMT with the gate length and width of 0.2 and 100 µm, respectively. The threshold voltage of the device was about -3.5 V extrapolated from transfer I-V characteristics and the device exhibited high maximum drain current ($I_{D,max}$) of 937 mA/mm at a gate bias of 1 V and high maximum extrinsic transconductance ($g_{m,max}$) of 269 mS/mm at a drain bias of 10 V as shown in Fig. 4. These excellent DC performances are believed to be due to high 2DEG density and high carrier mobility of the AlN/GaN heterostructure. In addition, the gate leakage current of 4.3 x 10$^{-5}$ A/mm is also comparable to that obtained from other groups [15, 16]. The device exhibited, as shown in Fig. 5, the $f_T$ of 40 GHz and the maximum oscillation frequency ($f_{max}$) of 80 GHz extrapolated from the short circuit current gain and maximum stable gain at a gate bias of -3.4 V and a drain bias of 10 V, respectively. These RF performances are
reasonable, but not high enough considering the device exhibits excellent DC performances. To further improve the RF performances, it is required to optimize the device fabrication such as better ohmic contact formation and gate metallization process.

**IV. CONCLUSIONS**

High quality AlN/GaN heterostructure has been successfully grown by using In-surfactant. The optimized growth temperature of the AlN barrier was 800 °C. The HEMT fabricated on the proposed AlN/GaN heterostructure with AlN barrier thickness of 7 nm shows promising device performances for mm-wave applications such as $I_{D,max}$ of 937 mA/mm, $g_{m,max}$ of 269 ms/mm, $f_T$ of 40 GHz and $f_{max}$ of 80 GHz.

**ACKNOWLEDGMENTS**

This work was partly supported by the BK21 Plus funded by the Ministry of Education (21A20131600011), the IT R&D program of MOTIE/KEIT (10048931), KIST-INPG international collaborative project and the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIP) (No. 2011-0016222).
REFERENCES


**Jeong-Gil Kim** was born in Busan, Korea, on 1990. He received the B.S. degree in electronic engineering from Kyungpook National University, Daegu, in 2014. He is currently working toward the M.S. degree in electronic engineering from Kyungpook National University, Daegu. His current research is focused on the growth of nitride-based materials.

**Chul-Ho Won** received the B.S. and M.S. degrees in electronic engineering from Kyungpook National University (KNU), Daegu, in 2010 and 2013, respectively. He is currently working toward the Ph.D. degree in electrical engineering and computer science from KNU, Daegu, Korea. His current research is focused on the growth of nitride-based materials.
**Do-Kywn Kim** was born in Busan, Korea, in 1982. He received the B.S degree in electronic engineering from Uiduk University, Gyeongju, Korea, in 2009. He worked as an engineer for Semiconductor Education and Research Center from 2008 to 2009. He received M.S. degree from Kyungpook National University (KNU), Daegu, Korea, in 2012. During his master’s course, he was as a visiting researcher to characterize GaN-based devices at IMEP-INPG, France from 2011 to 2012. He is currently a Ph.D. candidate in KNU, and his current research is focused on the characterization of GaN-based electronic devices for RF/Power applications. Furthermore, he has worked as a teaching assistant for semiconductor process education at Institute of Semiconductor Fusion Technology (ISFT) in KNU.

**Young-Woo Jo** was born in Kyeung-sangbuk-Do, Korea, in 1980. He received the B.S degree in electronic and electrical engineering from Yeungnam University, Kyeungsan, Korea, in 2008 and M.S degree from Kyungpook National University (KNU), Daegu, Korea, in 2010. He is currently a Ph. D. candidate in KNU. His current research interests include GaN-based electronic devices for RF/Power application and nano-electronic emerging devices.

**Jun-Hyeok Lee** received the B.S. and M.S. degrees in electronic engineering from Kyungpook National University (KNU), Daegu, in 2013 and 2015, respectively. He is currently working toward the Ph.D. degree in electrical engineering and computer science from KNU, Daegu, Korea. His current research is focused GaN-based RF devices.

**Yong Tae Kim** received Ph.D from KAIST and joined in KAIST and now KIST from 1981. He had worked as President of Korea Semiconductor Standard Association, and Director general of National R&D program for Nano Process, Vice President of Korean Semiconductor & Display Soc, head of Semiconductor Devices and Materials Lab. He currently is working at Korea Institute of Science and technology for researching PRAM, FRAM.

**Sorin Cristoloveanu** received the PhD (1976) in Electronics and the French Doctorat ès-Sciences in physics (1981) from the National Polytechnic Institute, Grenoble (INPG), France. He joined the Centre National de la Recherche Scientifique (CNRS) and became a Senior Scientist in 1982 and a Director of Research in 1989. In 1989, he joined the University of Maryland, College Park, as an Associate Professor for one sabbatical year. He also worked at JPL (Pasadena), Motorola (Phoenix), and the Universities of Florida (Gainesville) and Nashville. From 1993 to 1999, he served as the director of the LPCS Laboratory of INPG. Between 1999-2000, he was in charge of the creation of the Center for Advanced Projects in Microelectronics (CPMA Grenoble). He is the author or co-author of more than 400 technical journal papers and communications at international conferences (including 80 invited contributions). He is the author or the editor of 13 books, and he has organized 9 international conferences. His expertise is in the area of the electrical characterization and modeling of semiconductor materials and devices, with special interest for silicon-on-insulator structures. With his students, he has received 5 Best Paper Awards, an Academy of Science Award (1995), and the Electronics Division Award of the Electrochemical Society (2002). He is a Fellow of IEEE, a Fellow of the Electrochemical Society, and Editor of Solid-State Electronics.
Jung-Hee Lee received the B.S. and M.S. degrees in electronic engineering from Kyungpook National University (KNU), Daegu, in 1979 and 1983, respectively, the M.S. degree in electrical and computer engineering from Florida Institute of Technology, Melbourne, in 1986, and the Ph.D. degree in electrical and computer engineering from North Carolina State University, Raleigh, in 1990. His doctoral research concerned carrier collection and laser properties in monolayer-thick quantum-well heterostructures. From 1990 to 1993, he was with the Compound Semiconductor Research Group, Electronics and Telecommunication Research Institute, Daejeon, Korea. Since 1993, he has been a Professor with the School of Electrical Engineering and Computer Science, KNU, Daegu. He is the author or coauthor of more than 200 publications on semiconductor materials and devices. His current research is focused on the growth of nitride-based epitaxy, the fabrication and characterization of gallium-nitride-based electronic and optoelectronic devices, atomic layer epitaxy for metal-oxide-semiconductor application, and characterizations and analyses for the 3-D devices such as fin-shaped FETs.