Non-isolated Bidirectional Soft-switching SEPIC/ZETA Converter with Reduced Ripple Currents

Min-Sup Song†, Young-Dong Son*, and Kwang-Hyun Lee†
†Central R&D Institute, Samsung Electro-Mechanics, Suwon, Korea

Abstract

A novel non-isolated bidirectional soft-switching SEPIC/ZETA converter with reduced ripple currents is proposed and characterized in this study. Two auxiliary switches and an inductor are added to the original bidirectional SEPIC/ZETA components to form a new direct power delivery path between input and output. The proposed converter can be operated in the forward SEPIC and reverse ZETA modes with reduced ripple currents and increased voltage gains attributed to the optimized selection of duty ratios. All switches in the proposed converter can be operated at zero-current-switching turn-on and/or turn-off through soft current commutation. Therefore, the switching and conduction losses of the proposed converter are considerably reduced compared with those of conventional bidirectional SEPIC/ZETA converters. The operation principles and characteristics of the proposed converter are analyzed in detail and verified by the simulation and experimental results.

Key words: Bidirectional SEPIC/ZETA converter, Ripple current, Soft current commutation, Soft switching

I. INTRODUCTION

Bidirectional DC–DC converters can manipulate bilateral power flow between two DC sources by using only a single-circuit structure. Therefore, the weight, volume, and cost of the overall system can be reduced by simplifying circuit composition [1]. These desirable features increased the use of bidirectional DC–DC converters in battery chargers/dischargers, fuel cell hybrid power systems, DC uninterruptible power supplies, and energy regenerative systems in automotive applications [2]-[9].

Non-isolated converters are simpler and more efficient than isolated converters and are thus preferred for use when galvanic isolation is unnecessary. The literature has reported on several non-isolated bidirectional DC–DC converters, such as bidirectional boost/buck-derived [10]-[13], Cuk [14], SEPIC/ZETA [15], multilevel [16], [17], and coupled-inductor type converters [18], [19]. Multiphase interleaved converters are often adopted to decrease voltage ripple and filter size by reducing the inductor current ripple components [20]-[22]. These converters can enhance circuit performance but may increase overall circuit system complexity. Control reliability may also deteriorate with increased interleaving phases.

Without using any interleaved techniques, unidirectional SEPIC and ZETA converters featuring reduced ripple currents have been proposed in [23], [24]. The converters consist of the original SEPIC or ZETA components in addition to an auxiliary diode and switch to form a new direct power delivery path between input and output. Inductor ripple currents and switching voltages of the main switch and diode can be reduced by shortening the duration of the original SEPIC or ZETA operation while extending the duration of the direct power link operation. However, these converters still possess hard-switching properties, and diodes particularly suffer from severe reverse recovery problem.

A new non-isolated bidirectional soft switching SEPIC/ZETA converter with reduced ripple currents is proposed to overcome these hard-switching problems. A small inductor is added to the auxiliary power delivery path, and diodes are replaced by active switches for bidirectional power flow control, as shown in the modified SEPIC topology in Fig. 1(a). With the use of a single-circuit structure, SEPIC and ZETA operations are implemented in the forward and reverse directions, respectively. Similar to the features of original bidirectional SEPIC/ZETA converters, both step-up and...
step-down operations are available regardless of power conversion directions. A similar operation can be performed in the bilateral direction because of the duality between SEPIC and ZETA converters [23]-[25]. Through the use of constant frequency pulse-width modulation control, the proposed converter behaves in a manner similar to that of the original bidirectional SEPIC/ZETA converter when auxiliary switches are fully turned off. The converter can reduce inductor current ripples without employing interleaved methods. Thus, the DC resistive losses of inductors and capacitors, as well as the conduction and switching losses of switches, are reduced. The current rating of switches can be also reduced. Switches are operated at zero-current-switching (ZCS) turn-on and turn-off through soft current commutation between switches. Synchronous rectification and zero-voltage-switching (ZVS) are also achieved for synchronous rectifiers. Consequently, the overall power conversion efficiency of the proposed converter can be considerably increased compared with that of the original non-isolated bidirectional SEPIC/ZETA converter.

II. OPERATION ANALYSIS OF THE PROPOSED CONVERTER

A. Circuit Structure

The proposed converter can be divided into two parts, as shown in Fig. 2. The first part is the original non-isolated bidirectional SEPIC/ZETA converter consisting of inductors $L_1$ and $L_2$, capacitors $C_m$, $C_o$, and $C_n$ and switches $S_1$ and $S_2$. The second part is an additional circuit consisting of switches $S_3$ and $S_4$, as well as an inductor $L_o$. The additional circuit provides a new direct power delivery path between input and output. SEPIC and ZETA operations are implemented in the forward and reverse directions, respectively.

In SEPIC operation, $S_1$ acts as the main switch, $S_2$ is the synchronous rectifier, whereas $S_3$ and $S_4$ are the auxiliary switches. In ZETA operation, $S_1$ conducts for the synchronous rectifier, $S_2$ is the main switch, whereas and $S_3$ and $S_4$ are the auxiliary switches. $L_o$ induces the soft current transition between switches.

B. Mode Analysis

In the proposed converter, $L_o$ is considerably smaller than $L_1$ and $L_2$. Therefore, following basic operation analysis ignores the effect of $L_o$ and treats the proposed converter as a conventional hard-switching converter to simplify the analysis. The proposed converter has three distinct operation modes in SEPIC and ZETA operations during each switching cycle. The operation waveforms for the forward SEPIC mode are shown in Fig. 3.

Mode 1 [$t_0\rightarrow t_1$]: From $t_0$ to $t_1$, only $S_1$ conducts while the other switches are idle. The average inductor voltage is zero at steady state. Thus, the voltage of $C_o$ is equal to the input voltage $V_i$ [26]. Voltages across $L_1$ ($V_{L1}$) and $L_2$ ($V_{L2}$) are both equal to $V_i$. Currents through $L_1$ ($i_{L1}$) and $L_2$ ($i_{L2}$) increase with slopes of $V_i/L_1$ and $V_i/L_2$, respectively. The current flowing through $S_1$ ($i_{S1}$) is the sum of $i_{L1}$ and $i_{L2}$. The drain-source voltages of $S_1$ ($v_{S1}$) and $S_2$ ($v_{S2}$) are 0 V and $V_m+V_o$, respectively, where $V_o$ is output voltage. At the beginning of this mode, the capacitor charging current flows from the $V_o$ terminal to $S_1$ through the output capacitor of $S_1$ and the body diode of $S_2$. Therefore, the drain-source voltages of $S_1$ ($v_{S1}$) and $S_2$ ($v_{S2}$) become $V_o$ and 0 V, respectively. $S_3$ should then be switched off after $t_0$ to satisfy the continuity of inductor currents.

Mode 2 [$t_1\rightarrow t_2$]: From $t_1$ to $t_2$, only $S_2$ conducts and the other switches are idle. The source voltage of $S_2$ is $V_o$. Thus, $v_{S1}$ and $v_{S2}$ are both $-V_o$. $i_{L1}$ and $i_{L2}$ decrease with slopes of $-V_o/L_1$ and $-V_o/L_2$, respectively. The current through $S_2$ ($i_{S2}$) is the sum of $i_{L1}$ and $i_{L2}$. At the beginning of this mode, the voltage difference between the drain voltage of $S_1$ ($V_m+V_o$) and the $V_o$ terminal induces capacitor charging current to flow through the auxiliary current path. Assuming that output capacitances of $S_1$ and $S_2$ are the same, the voltage difference equally charges the...
output capacitors of \( S_1 \) and \( S_4 \) through \( V_o/2 \). Simultaneously, \( v_{S3} \), which was \( V_o \) in the former Mode 1, also equally charges the output capacitors of \( S_3 \) and \( S_4 \). Given the charging polarities, the overall \( v_{S3} \) and \( v_{S4} \) respectively become \((-V_o+V_o)/2\) and \((V_o+V_o)/2\) in the step-up operation and 0 V and \( V_o \) in the step-down operation.

\( S_2 \) can be switched on after \( t_1 \) and switched off before \( t_2 \). Thus, synchronous rectification and ZVS can be achieved.

**Mode 3 \([t_2-t_0']\):** Between \( t_2 \) and \( t_0' \), \( S_1 \) and \( S_2 \) conduct, whereas \( S_3 \) and \( S_4 \) do not conduct. This mode is added to the conventional SEPIC/ZETA converter to provide an additional power delivery path between input and output. This path enhances the performance of the proposed converter. As \( v_{S1} \) is \( V_o \), \( v_{S2} \) becomes \( V_o \). Therefore, both \( v_{S1} \) and \( v_{S2} \) are \( V_o-V_o \), and both \( v_{S3} \) and \( v_{S4} \) are 0 V. \( i_{L1} \) and \( i_{L2} \) have slopes of \((V_o-V_o)L_1\) and \((V_o-V_o)L_2\), respectively. These slope change values of inductors are considerably smaller than those of inductors in previous modes. Consequently, inductor ripple currents can be considerably reduced. The current through \( S_1 \) and \( S_4 \) \( (i_{L3}) \) is the sum of \( i_{L1} \) and \( i_{L2} \). Therefore, \( i_{L1} \), \( i_{L2} \), and \( i_{L3} \) have negative slopes during the step-up operation but positive slopes during the step-down operation. \( S_1 \) should be switched off before \( t_0' \) to prevent the reverse short current from the \( V_o \) terminal to ground through the auxiliary current path and \( S_1 \).

Reverse ZETA operation waveforms are shown in Fig. 4. The negative polarity of \( i_{L1} \) and \( i_{L2} \) indicates reverse power flow in ZETA operation. The principle of the ZETA operation of the proposed converter is similar to that of the SEPIC operation because of the duality between SEPIC and ZETA converters. Therefore, the specific analysis for ZETA operation is omitted in this study.

**C. Conversion Ratio**

By using the voltage-time balance principle and assuming 100% power conversion efficiency, we can determine the voltage and current conversion ratios of the proposed converter as

\[
\text{Conversion Ratio} = \frac{V_o}{V_i} = \frac{1}{1 + \frac{L_2}{L_1}}
\]
where \( I_o \) and \( I_i \) refer to input and output currents, respectively; and \( t_{S1} \) and \( t_{S2} \) correspond to the duration of \( S_1 \) and \( S_2 \), respectively. Switching duty ratios \( d_1 \) and \( d_2 \) are given by \( d_1 = t_{S1}/T \) and \( d_2 = t_{S2}/T \), where \( T \) is the repeated switching period; \( d_1 \) must be larger than \( d_2 \) to increase output voltage and vice versa. The power conversion efficiency of the proposed converter increases as \( d_1 \) and \( d_2 \) become smaller because the low ripple current effect of Mode 3 can be maximized with considerably reduced overall circulation currents. As a result, conduction and switching losses of switches and DC resistive losses of inductors and capacitors can be reduced.

### III. DESIGN PARAMETERS

Useful design parameters are presented in this section. \( L_s \) is ignored to simplify the design. To maximize the ripple reduction effect of the proposed converter, \( d_1 \) and \( d_2 \) should be minimized, whereas \( d_1 \) has to be maximized. In this work, \( d_1 (=1-d_1-d_2) \) denotes the duty ratio of \( S_1 \) and \( S_2 \). In SEPIC operation, duty ratios can be determined as

\[
\text{step-up}: d_1 = 1 - (1-d_2)/M \quad \text{(d_2: minimum)}
\]
\[
\text{step-down}: d_2 = 1 - (1-d_1)/M \quad \text{(d_1: minimum)}
\]

(2)

In ZETA operation, duty ratios are determined by

\[
\text{step-up}: d_2 = 1 - (1-d_1)/M \quad \text{(d_1: minimum)}
\]
\[
\text{step-down}: d_1 = 1 - (1-d_2)/M \quad \text{(d_2: minimum)}
\]

(3)

where \( M \) is voltage conversion ratio defined in (1).

For the proposed converter, inductor ripple current reaches the maximum value between \( V_{di}d_1T/L \) and \( V_{di}d_2T/L \), where \( L \) is \( L_1 \) or \( L_2 \). This formula can be also applied to conventional SEPIC converters. However, the ripple value in the proposed converter is smaller than that of the conventional SEPIC converter because of the reduction in \( d_1 \) and \( d_2 \). The inflection points of inductor currents, such as \( i_{L1}(t_0), i_{L2}(t_1), i_{L3}(t_2) \), \( i_{L1}(t_0), i_{L2}(t_1), i_{L3}(t_2) \), \( i_{L1}(t_1) \), and \( i_{L2}(t_1) \) (Fig. 3), are defined as \( I_1, I_2, I_3, I_{S1}, I_{S2}, \) and \( I_o \) respectively. These currents are related to one another as follows:

\[
I_1 = i_{L1}(t_0)
\]
\[
I_2 = i_{L1}(t_1) = I_1 + \frac{V_{di}d_1}{L_1} T
\]
\[
I_3 = i_{L2}(t_2) = I_1 + \frac{V_{di}d_1 - V_{di}d_2}{L_2} T
\]
\[
I_4 = i_{L2}(t_0)
\]
\[
I_5 = i_{L2}(t_1) = I_4 + \frac{V_{di}d_1}{L_2} T
\]
\[
I_6 = i_{L2}(t_2) = I_4 + \frac{V_{di}d_1 - V_{di}d_2}{L_2} T
\]

The average of \( i_{L1} \) is equal to \( I_o \) as

\[
I_{in} = i_{L1,avg} = \frac{1}{2}((I_1 + I_2) \cdot d_1 + (I_2 + I_3) \cdot d_2 + (I_3 + I_1) \cdot d_3)
\]

(6)

### IV. ACTUAL CONVERSION RATIO AND EFFICIENCY CONSIDERING RESISTIVE LOSSES

An equivalent circuit for the proposed converter containing...
### TABLE I

**SEVERAL DESIGN PARAMETERS OF THE PROPOSED CONVERTER**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>SEPIC mode</th>
<th>ZETA mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion ratio</td>
<td>( M = \frac{V_1}{V_2} \cdot \frac{I_{in}}{I_{out}} \cdot \frac{1}{1-d_1} )</td>
<td>( M = \frac{V_1}{V_2} \cdot \frac{I_{in}}{I_{out}} \cdot \frac{1}{1-d_1} )</td>
</tr>
<tr>
<td>Duty ratio</td>
<td>Step-up: if ( d_s &gt; 0 ), ( d_s = M \cdot (1-d_1) )</td>
<td>Step-up: if ( d_s &gt; 0 ), ( d_s = M \cdot (1-d_1) )</td>
</tr>
<tr>
<td></td>
<td>Step-down: if ( d_s &lt; 0 ), ( d_s = -M \cdot (1-d_1) )</td>
<td>Step-down: if ( d_s &lt; 0 ), ( d_s = -M \cdot (1-d_1) )</td>
</tr>
<tr>
<td>Inductor ripple current</td>
<td>( \Delta I_L = \max \left( \frac{V_L}{L}, \frac{dV_L}{dt} \right) )</td>
<td>( \Delta I_L = \max \left( \frac{V_L}{L}, \frac{dV_L}{dt} \right) )</td>
</tr>
<tr>
<td>Induction points of inductor currents</td>
<td>( l_1 = I_L(t_0) \cdot \frac{dV_1}{dt} \cdot \frac{1}{V_1} )</td>
<td>( l_1 = I_L(t_0) \cdot \frac{dV_1}{dt} \cdot \frac{1}{V_1} )</td>
</tr>
<tr>
<td></td>
<td>( l_2 = I_L(t_1) \cdot \frac{dV_2}{dt} \cdot \frac{1}{V_2} )</td>
<td>( l_2 = I_L(t_1) \cdot \frac{dV_2}{dt} \cdot \frac{1}{V_2} )</td>
</tr>
<tr>
<td></td>
<td>( l_3 = I_L(t_2) \cdot \frac{dV_L}{dt} \cdot \frac{1}{V_L} )</td>
<td>( l_3 = I_L(t_2) \cdot \frac{dV_L}{dt} \cdot \frac{1}{V_L} )</td>
</tr>
<tr>
<td></td>
<td>( l_4 = \frac{dV_1}{dt} \cdot \frac{1}{V_1} )</td>
<td>( l_4 = \frac{dV_1}{dt} \cdot \frac{1}{V_1} )</td>
</tr>
<tr>
<td></td>
<td>( l_5 = \frac{dV_2}{dt} \cdot \frac{1}{V_2} )</td>
<td>( l_5 = \frac{dV_2}{dt} \cdot \frac{1}{V_2} )</td>
</tr>
<tr>
<td></td>
<td>( l_6 = \frac{dV_L}{dt} \cdot \frac{1}{V_L} )</td>
<td>( l_6 = \frac{dV_L}{dt} \cdot \frac{1}{V_L} )</td>
</tr>
<tr>
<td>Inductor average currents</td>
<td>( \frac{l_1 + l_2}{2} )</td>
<td>( \frac{l_1 + l_2}{2} )</td>
</tr>
<tr>
<td></td>
<td>( \frac{l_3 + l_4}{2} )</td>
<td>( \frac{l_3 + l_4}{2} )</td>
</tr>
<tr>
<td></td>
<td>( \frac{l_5 + l_6}{2} )</td>
<td>( \frac{l_5 + l_6}{2} )</td>
</tr>
<tr>
<td>Inductor rms currents</td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
<td>( l_{rms} = \sqrt{\frac{1}{T} \int (I_1(t) + I_2(t) + I_3(t))^2 dt} )</td>
</tr>
<tr>
<td>Switch peak currents</td>
<td>( I_{SW,1} = I_{SW,2} = I_{f1} )</td>
<td>( I_{SW,1} = I_{SW,2} = I_{f1} )</td>
</tr>
<tr>
<td></td>
<td>( I_{SW,3} = I_{SW,4} = \max(V_{in}, V_{out}) )</td>
<td>( I_{SW,3} = I_{SW,4} = \max(V_{in}, V_{out}) )</td>
</tr>
<tr>
<td>Switch peak voltages</td>
<td>( V_{SW,1} = V_{SW,2} = V_{in}, V_{out} = \max(V_{in}, V_{out}) )</td>
<td>( V_{SW,1} = V_{SW,2} = V_{in}, V_{out} = \max(V_{in}, V_{out}) )</td>
</tr>
<tr>
<td>Capacitor ripple voltages</td>
<td>( \Delta V_c = \max \left( \frac{1}{C} \int \frac{V_1(t)}{C} dt, \frac{1}{C} \int \frac{V_2(t)}{C} dt \right) )</td>
<td>( \Delta V_c = \max \left( \frac{1}{C} \int \frac{V_1(t)}{C} dt, \frac{1}{C} \int \frac{V_2(t)}{C} dt \right) )</td>
</tr>
<tr>
<td>Capacitor rms currents</td>
<td>( I_{C,1} = \sqrt{\frac{1}{T} \int I_1(t)^2 dt} )</td>
<td>( I_{C,1} = \sqrt{\frac{1}{T} \int I_1(t)^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( I_{C,2} = \sqrt{\frac{1}{T} \int I_2(t)^2 dt} )</td>
<td>( I_{C,2} = \sqrt{\frac{1}{T} \int I_2(t)^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( I_{C,3} = \sqrt{\frac{1}{T} \int I_3(t)^2 dt} )</td>
<td>( I_{C,3} = \sqrt{\frac{1}{T} \int I_3(t)^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( I_{C,4} = \sqrt{\frac{1}{T} \int I_4(t)^2 dt} )</td>
<td>( I_{C,4} = \sqrt{\frac{1}{T} \int I_4(t)^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( I_{C,5} = \sqrt{\frac{1}{T} \int I_5(t)^2 dt} )</td>
<td>( I_{C,5} = \sqrt{\frac{1}{T} \int I_5(t)^2 dt} )</td>
</tr>
<tr>
<td></td>
<td>( I_{C,6} = \sqrt{\frac{1}{T} \int I_6(t)^2 dt} )</td>
<td>( I_{C,6} = \sqrt{\frac{1}{T} \int I_6(t)^2 dt} )</td>
</tr>
</tbody>
</table>
Substituting (12), (15), and (18) into equations are obtained

By applying ampere average values of

are obtained as

others are turned off, switching period, respectively, at steady state. When (forward SEPIC operation included, convers

drain respectively resistive elements of inductors and switches.

Fig. 6. Equivalent circuit of proposed converter containing resistive elements of inductors and switches.

resistive elements of inductors and switches is shown in Fig. 6. \( r_{L1} \) and \( r_{L2} \) represent the equivalent series resistance of \( L_1 \) and \( L_2 \), respectively. \( r_{S1} \), \( r_{S2} \), \( r_{S3} \), and \( r_{S4} \) denote the on-state drain-source resistance of \( S_1 \), \( S_2 \), \( S_3 \), and \( S_4 \), respectively. The conversion ratio and efficiency, with the resistive loss elements included, can be determined by using the methodology in [27]. The conversion ratio and efficiency of the proposed converter’s forward SEPIC operation can be derived as follows: Because the average inductor voltage is zero, the average voltage of \( C_s \) \((V_{Cs})\) is obtained by

\[
V_{Cs} = V_{in} - I_{L1} \cdot r_{L1} + I_{L2} \cdot r_{L2} \tag{10}
\]

where \( I_{L1} \) and \( I_{L2} \) are the average values of \( i_{L1} \) and \( i_{L2} \) over one switching period, respectively, at steady state. When \( S_1 \) is turned on and the others are turned off, the average values of \( v_{L1}, v_{L2}, i_{Csw} \) and \( i_{Co} \) are given by

\[
I_{d0} = \frac{V_o}{R} \quad \text{and} \quad I_{d1} = -I_{L2} \tag{13}
\]

where \( R \) denotes load resistance. When \( S_1 \) is turned on and the others are turned off, the average values of \( v_{L1}, v_{L2}, i_{Csw} \) and \( i_{Co} \) are obtained as

\[
V_{L1}^{d1} = V_{L2}^{d1} = V_{in} - V_o - I_{L1} \cdot r_{L1} - (I_{L1} + I_{L2}) \cdot r_{S1} \tag{11}
\]

\[
I_{d0} = \frac{V_o}{R} \quad \text{and} \quad I_{d1} = I_{L1} + I_{L2} - \frac{V_o}{R} \tag{12}
\]

\[
I_{d0} = I_{L1} \tag{16}
\]

When \( S_1 \) and \( S_2 \) are turned on and the others are idle, the average values of \( v_{L1}, v_{L2}, i_{Csw} \) and \( i_{Co} \) are given as

\[
V_{L1}^{d2} = V_{L2}^{d2} = V_{in} - V_o - I_{L1} \cdot r_{L1} - (I_{L1} + I_{L2}) \cdot (r_{S3} + r_{S4}) \tag{17}
\]

\[
I_{d0} = \frac{V_o}{R} \quad \text{and} \quad I_{d1} = I_{L1} + I_{L2} - \frac{V_o}{R} \tag{18}
\]

By applying ampere-time balance on \( C_o \) and \( C_s \), the following equations are obtained:

\[
I_{d1} \cdot d_1 + I_{d0} \cdot d_2 + I_{d1} \cdot d_3 = 0 \tag{20}
\]

\[
I_{d1} \cdot d_1 + I_{d0} \cdot d_2 + I_{d1} \cdot d_3 = 0 \tag{21}
\]

Substituting (12), (15), and (18) into (20), \( I_{L1}+I_{L2} \) is given by

\[
I_{L1} + I_{L2} = \frac{V_o}{R} \cdot \frac{1}{1 - d_1} \tag{22}
\]

Substituting (13), (16), and (19) into (21), \( I_{L2} \) is related with \( I_{L1} \) as follows:

\[
I_{L2} = I_{L1} \cdot \frac{d_3}{1 - d_2} \tag{23}
\]

Substituting (23) into (22), \( I_{L1} \) and \( I_{L2} \) are obtained as

\[
I_{L1} = \frac{V_o}{R} \cdot \frac{1 - d_2}{1 - d_1} \tag{24}
\]

\[
I_{L2} = \frac{V_o}{R} \cdot \frac{d_2}{1 - d_1} \tag{25}
\]

By using the voltage-time balance principle on \( L_1 \),

\[
V_{L1}^{d1} \cdot d_1 + V_{L1}^{d2} \cdot d_2 + V_{L1}^{d3} = 0 \tag{26}
\]

By substituting (11), (14), (17), (24), and (25) into (26), the actual voltage gain is given by

\[
\eta = \frac{P_{in}}{P_o} = \frac{V_o^2}{V_{in}} \cdot \frac{1}{R} \quad \text{and} \quad \eta = \frac{R(1 - d_1)^2}{R(1 - d_1)^2 + r_{L1}(1 - d_2)^2 + r_{L2}(1 - d_2)^2 \cdot r_{S3} + (r_{S3} + r_{S4}) \cdot d_3} \tag{27}
\]

Efficiency is obtained by

The conversion ratio and efficiency of the reverse ZETA operation of the proposed converter can be also derived by using the same procedure as above. The results are summarized, and the actual voltage gain for the ZETA operation is given by

\[
\eta = \frac{R(1 - d_1)^2}{R(1 - d_2)^2 + r_{L1}(1 - d_2)^2 + r_{L2}(1 - d_2)^2 \cdot r_{S3} + (r_{S3} + r_{S4}) \cdot d_3} \tag{28}
\]

Efficiency is given as

\[
\eta = \frac{R(1 - d_1)^2}{R(1 - d_2)^2 + r_{L1}(1 - d_2)^2 + r_{L2}(1 - d_2)^2 \cdot r_{S3} + (r_{S3} + r_{S4}) \cdot d_3} \tag{29}
\]

The actual conversion ratio and efficiency of the conventional bidirectional SEPIC/ZETA converter can be obtained by removing the auxiliary current paths; thus, \( d_1 = 0 \) and \( d_2 = 1 - d_1 \). For a forward SEPIC operation of the conventional SEPIC/ZETA converter, the actual voltage conversion ratio is obtained as

\[
\frac{V_o}{V_{in}} = \frac{d_1}{1 - d_1} \cdot \frac{R(1 - d_1)^2}{R(1 - d_1)^2 + r_{L1}(1 - d_1)^2 + r_{L2}(1 - d_1)^2 + r_{S3}d_1 + r_{S4}(1 - d_1)} \tag{30}
\]
Efficiency is given by

$$\eta = \frac{R(1-d_1)^2}{R(1-d_1)^2 + r_2d_1^2 + r_2d_1^2 + r_1d_1 + r_2d_2}$$

(32)

For a reverse ZETA operation of the conventional SEPIC/ZETA converter, the actual voltage conversion ratio is obtained as

$$V_{in} = \frac{d_2}{1-d_2} \frac{R(1-d_1)^2}{R(1-d_1)^2 + r_1d_1^2 + r_2d_2^2 + r_1d_1 + r_2d_2}$$

(33)

Efficiency is derived by

$$\eta = \frac{R(1-d_1)^2}{R(1-d_1)^2 + r_1d_1^2 + r_2d_2^2 + r_1d_1 + r_2d_2}$$

(34)

To compare the actual voltage gains between the proposed converter and the conventional bidirectional SEPIC/ZETA converter, the following values of resistance are assumed and substituted into (27), (29), (31), and (33):

$$r_{11}=r_2=10\,\text{m}\Omega, \quad r_{51}=r_{52}=r_{53}=r_{54}=5\,\text{m}\Omega, \quad R=0.9\,\Omega.$$

The actual voltage gains calculated for the proposed converter and conventional SEPIC/ZETA converter in step-up and step-down modes are shown in Figs. 7(a) and 7(b), respectively. In the proposed converter, the selected duty ratio of the synchronous rectifier ($d_2$ and $d_1$ for SEPIC and ZETA operations, respectively) is as small as 0.1 for the step-up mode. For the step-down mode, the selected duty ratio of the main switch ($d_1$ for SEPIC operation and $d_2$ for ZETA operation) is sufficiently small by 0.1. These values are not dependent on the other duty ratios in contrast to the values of the conventional SEPIC/ZETA converter. As a result of such design freedom, the voltage gains of the proposed converter in both the step-up and step-down modes can be higher than those of the conventional SEPIC/ZETA converter at the same duty ratio. The duty ratios $d_1$ and $d_2$ can also be widely ranged in the proposed converter than in the conventional one.

The efficiencies of the proposed and conventional bidirectional SEPIC/ZETA converters are calculated, assuming the following parameters:

**Step-up:** $r_{11} = r_{12} = 10\,\text{m}\Omega, \quad r_{51} = r_{52} = r_{53} = r_{54} = 5\,\text{m}\Omega$, voltage conversion from 14 V to 17.3 V

**Step-down:** $r_{11} = r_{12} = 10\,\text{m}\Omega, \quad r_{51} = r_{52} = r_{53} = r_{54} = 5\,\text{m}\Omega$, voltage conversion from 21 V to 17.3 V

Substituting these parameters into (28), (30), (32), and (34), the calculated efficiencies are plotted in Fig. 8. The proposed converter is more efficient than the conventional SEPIC/ZETA converter, particularly in a higher power range, because it optimized selection of duty ratios is possible with respect to the conversion ratio.

V. SOFT SWITCHING

The proposed converter has been treated as a hard switched type for simple analysis. However, the converter has
soft-switching features because of the small inductor \( L_a \) on the auxiliary current path. The soft current commutation aspect of the proposed converter in SEPIC operation mode is shown in Fig. 9. As mentioned in the analysis of Section II, \( S_4 \) is turned off after \( t_0 \) at the beginning of Mode 1. During this overlapped time between \( S_3 \) and \( S_4 \), the sum of \( i_{L1} \) and \( i_{L2} \) equals the sum of \( i_{S3} \) and \( i_{S4} \). The voltage of \( L_a \) becomes \(-V_o\) and \( i_{L1}+i_{L2} \) can be assumed constant during this short time interval; thus,

\[
\frac{di_{S1}}{dt} = \frac{di_{L2}}{dt} = \frac{V_o}{L_a} \tag{35}
\]

Therefore, \( S_3 \) and \( S_4 \) are switched off with the current slope of \(-V_o/L_a\), and \( S_4 \) is switched on with the current slope of \( V_o/L_a\). This soft current commutation takes the time of \( L_a(dL_a(t_0))/V_o\) thus, \( S_4 \) should be turned off after this time interval for soft switching. This commutation time should be shorter than the duration of the main switch to achieve ZCS; thus,

\[
\frac{L_aI_{L2}(t_0)}{V_o} < d_1T \tag{36}
\]

A similar phenomenon occurs at the beginning of Mode 3. After turning on \( S_1 \) and \( S_3 \), the sum of inductor currents \( i_{L1}+i_{L2} \) is distributed to the \( S_1 \) and auxiliary current path through \( S_1 \) and \( S_4 \). During this commutation time, \( i_{L1}+i_{L2} \) can be assumed constant and the voltage of \( L_a \) becomes \( V_o\); therefore,

\[
-\frac{di_{S2}}{dt} = \frac{di_{L1}}{dt} = \frac{V_{in}}{L_a} \tag{37}
\]

\( S_3 \) is turned off with the current slope of \(-V_o/L_a\) and thus the diode reverse recovery problem is alleviated. \( S_1 \) and \( S_4 \) are turned on with the current slope of \( V_o/L_a\). This commutation process takes the time of \( L_a(dL_a(t_0))/V_o\); \( S_1 \) should be turned off before \( t_1 \) for soft switching. This commutation time should be shorter than the duration of auxiliary switches to achieve ZCS; thus,

\[
\frac{L_aI_{L1}(t_1)}{V_o} < d_3T \tag{38}
\]

In summary, small inductor \( L_a \) induces soft current commutation between switches on the auxiliary current path and thereby achieves ZCS of all switches. The ZETA operation mode can accomplish the same in the proposed converter. Apart from the ZCS effect, ZVS turn-on and turn-off are also achieved at synchronous rectifiers, which are \( S_2 \) in SEPIC and \( S_4 \) in ZETA modes, respectively.

VI. SIMULATIONS AND EXPERIMENTS

A forward SEPIC operation of step-down case (from 21 V to 17.3 V) and a reverse ZETA operation of step-up case (from 14 V to 17.3 V) are simulated to verify the performance of the proposed converter. The electric specifications are as follows: Output power \( P_o = 320 \text{ W} \) and switching frequency \( f_s = 100 \text{ kHz} \). To obtain 10% and 50% ripples of \( i_{S1} \) and \( i_{S2} \), respectively, the inductors are selected by \( L_1 = L_2 = 30 \mu\text{H} \). For the ripple voltages of \( C_{sw} \) (\( \Delta V_{sw} \)) and \( C_o \) (\( \Delta V_o \)) to reach 1% and that of \( C_o \) (\( \Delta V_o \)) to reach 2%, the capacitors are chosen by \( C_{sw} = 33 \mu\text{F}, C_o = 235 \mu\text{F} \), and \( C_o = 440 \mu\text{F} \), respectively. These inductors and capacitors are determined by formulas in Table I, with the actual switching duty ratios considered. \( L_a \) is set at 220 nH for the soft current commutation time of 200 ns, with \( S_1-S_4 = \text{IPP110N20N3} \) (200 V, 88 A, 10.7 m\( \Omega \)). In the simulation, a damping resistor of 50 \( \Omega \) is added parallel to \( L_a \) to attenuate parasitic oscillations occurring from \( L_a \) and the output capacitances of the switches. The simulation results are shown in Fig. 10. Soft current commutation between the switches and ZCS turn on and/or turn off of switches are observed. With proper gating control, ZVS turn-on and turn-off, and synchronous rectifications are achieved in \( S_1 \) and \( S_4 \) for SEPIC and ZETA operations, respectively. The inductor current ripples are also highly reduced because the conduction time of the main switch and synchronous rectifier considerably decreased, thereby reducing the DC resistive losses of inductors and capacitors as well as the conduction and switching losses of switches.

A prototype circuit of the proposed converter (Fig. 11) is built to verify the performance of the proposed converter. The electric specifications and circuit component values are the same with simulation. For a fair comparison between the proposed converter and the conventional bidirectional SEPIC/ZETA converter, several experimental waveforms, such as inductor currents \( i_{L1}, i_{L2} \), switch currents \( i_{S1}, i_{S2}, i_{Ld} \), and switch voltages \( v_{S1}, v_{S2}, v_{S3}, v_{S4} \), are measured under the same electric specifications and circuit parameters. These waveforms are shown in Figs. 12 and 13 for SEPIC step-down operation (from 21 V to 17.3 V) and shown in Figs. 14 and 15 for ZETA step-up operation (from 14 V to 17.3 V). Negative current polarity in ZETA operation indicates reverse power flow. In SEPIC operation, the inductor ripple current of the proposed converter (2.19 A) is reduced by 47% compared with that of the conventional converter (4.14 A). In ZETA operation, the inductor ripple current is reduced by 32% from the
conventional SEPIC/ZETA (3.33 A) to the proposed converter (2.25 A). For the proposed converter, soft current commutations between switches are confirmed and all switches achieved good ZCS property. In contrast, the conventional SEPIC/ZETA converter showed hard-switching behavior. Based on the measured switching voltages and currents, the switching and conduction losses of switches are calculated in reference to [26]. The switching loss $P_{sw}$ is given as

$$ P_{sw} = (W_{on} + W_{off}) \cdot f_s $$

(39)

where $W_{on}$ and $W_{off}$ are energy lost during switching turn-on and turn-off transients, respectively, given by

$$ W_{on} = \frac{1}{2} V_p^2 I_{t_{on}}, \quad W_{off} = \frac{1}{2} V_p^2 I_{t_{off}} $$

(40)

where $V_p$ and $I_p$ are the switching peak voltage and current during switching transients, respectively; and $t_{on}$ and $t_{off}$ are the time length of switching turn-on and turn-off transients, respectively. Conduction loss $P_{cond}$ is given by

$$ P_{cond} = I_{s\text{rms}}^2 \cdot r_s $$

(41)

where $I_{s\text{rms}}$ is rms current of switch in Table I, and $r_s$ is on state drain-source resistance. Assuming $t_{on}$ and $t_{off}$ are both 50 ns, the switch losses of the proposed and conventional converters are obtained in Table II. As a result, the overall conduction and switching losses of the proposed converter are lower by 41% than those of the conventional SEPIC/ZETA converter.

Large voltage spikes are observed at switching turn-off transient in the voltage measurements of both proposed and conventional converters.
Table II
Calculated Switch Losses of the Proposed and Conventional SEPIC/ZETA Converters at $P_o = 320$ W

<table>
<thead>
<tr>
<th>Power loss</th>
<th>SEPIC step-down</th>
<th>ZETA step-up</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Conventional</td>
<td>Proposed</td>
</tr>
<tr>
<td></td>
<td>Conventional</td>
<td>Proposed</td>
</tr>
<tr>
<td>Switching loss[W]</td>
<td>6.66</td>
<td>2.26</td>
</tr>
<tr>
<td>Conduction loss[W]</td>
<td>12.99</td>
<td>8.02</td>
</tr>
<tr>
<td>Total switch loss[W]</td>
<td>19.65</td>
<td>10.29</td>
</tr>
</tbody>
</table>

The measured waveforms of the proposed converter in ZETA step-up mode (a) $i_{L1}$ and $i_{L2}$ and (b) $v_{S1}$, $v_{S2}$, $v_{S3}$, and $v_{S4}$ are shown in Fig. 14.

Fig. 13. Measured waveforms of the conventional bidirectional SEPIC/ZETA converter in SEPIC step-down mode (a) $i_{S1}$ and $i_{S2}$, (b) $i_{S1}$, $i_{S2}$, $v_{S1}$, and $v_{S2}$.

Fig. 14. Measured waveforms of the proposed converter in ZETA step-up mode (a) $i_{L1}$ and $i_{L2}$, (b) $i_{S1}$, $i_{S2}$ and $i_{L1}$, (c) $i_{S2}$ and $v_{S2}$, (d) $i_{S1}$ and $v_{S1}$, and (e) $i_{L1}$, $v_{S3}$, and $v_{S4}$.

Fig. 15. Measured waveforms of the conventional bidirectional SEPIC/ZETA converter in ZETA step-up mode (a) $i_{L1}$ and $i_{L2}$ and (b) $i_{S1}$, $i_{S2}$, $v_{S1}$, and $v_{S2}$.

Fig. 16. Measured and calculated efficiencies of the proposed and conventional bidirectional SEPIC/ZETA converters.

The voltage spikes are caused by unclamped parasitic inductances of hardwired connectors in series with switches in prototype circuit that was built in breadboard. To eliminate these voltage spikes, the power stack has to be redesigned to reduce the series inductance, or certain snubber circuits, such as the RC voltage snubber in [28], are required to suppress them. However, such options are not considered in these experiments because the focus is on the performance comparison between the proposed and conventional converters. Nonetheless, when a properly designed RC voltage snubber is applied to the circuit, the voltage spike during turn-off transient would be effectively reduced, with efficiency dropping below 1%. To measure the switch currents $i_{S1}$ and $i_{S2}$, $i_{S1}+i_{S2}$ is used instead of individual $i_{S1}$ and $i_{S2}$. To place a current probe, an artificial wire should be inserted in series with switch. The artificial wire's small inductance induces unwanted parasitic oscillation with parasitic capacitances of circuit components and causes a high voltage spike during switching turn-off transient. These effects can be avoided by extracting switch currents $i_{S1}$ and $i_{S2}$ using the mathematical functions of oscilloscope, such as sum and subtraction, i.e., $i_{S1} + i_{S2} = i_{L1} + i_{L2} - i_{L0}$. In $i_{L1}$ and $i_{L2}$, $i_{S1}$ and $i_{S2}$ are easily distinguished from the current slope change.

The measured efficiencies of the two converters are shown as black lines in Fig. 16. The average efficiency of the proposed converter is 5% higher than that of the conventional SEPIC/ZETA converters.
converter. The efficiency difference between the two converters is proportional to output power because of the increased conduction and switching losses of the circuit components in high current range. The thermal design for heat radiation of the switches and inductors is not considered in this prototype circuit because of laboratory limitations. The efficiency curve rapidly decreases in values in the high power range. Assuming that a proper thermal design is implemented prototype circuit components in high current range.

III. CONCLUSIONS

A new non-isolated bidirectional soft switching SEPIC/ZETA converter that can reduce ripple currents in inductors is studied. The proposed converter has the following advantages:

1) Inductor currents have reduced ripple because the conduction time of the main switch and synchronous rectifier is reduced.

2) ZCS turn-on and/or turn-off are achieved in all switches with soft current commutation among them.

3) Synchronous rectification and ZVS turn-on and turn-off are achieved in the synchronous rectifier.

4) Voltage gains in both step-up and step-down modes can be higher than those of conventional bidirectional SEPIC/ZETA converter because of the optimized duty ratios of switches. As a result, conduction and switching losses in circuit components are considerably reduced. Lower current rated switches can be also utilized, and the filter size can be minimized. The experimental results of the prototype circuit shows that the operation waveforms and soft-switching properties well agree with theoretical analysis and simulation results. Measured inductor ripple currents are reduced by 40%, and the overall efficiency of the proposed converter is 5% higher than the conventional bidirectional SEPIC/ZETA converter, demonstrating the effectiveness of the proposed converter.

REFERENCES


Min-Sup Song received his B.S., M.S., and Ph.D. in Electrical Engineering from Pohang University of Science and Technology, Pohang, Korea in 2005, 2007, and 2011, respectively. He is currently a Senior Research Engineer at Samsung Electro-Mechanics, Suwon, Korea. His research interests include power conversion and power control systems.

Young-Dong Son received his B.S. and M.S. degrees in Mechanical Engineering from Chonnam National University, Gwang-Ju, Korea in 2002 and 2006, respectively. He is currently a Senior Research Engineer at Samsung Electro-Mechanics, Suwon, Korea. His research interests are power electronics and electric machine control systems.

Kwang-Hyun Lee received his B.S. and M.S. degrees in Electrical Engineering from Ulsan University, Ulsan, Korea in 2009 and 2011, respectively. Since 2011, he has been with Samsung Electro-Mechanics as an Assistant Research Engineer. His research interests include the design and control of motors, as well as electric vehicle propulsion.