Optimal Topologies for Cascaded Sub-Multilevel Converters

  • Babaei, Ebrahim (Faculty of Electrical and Computer Engineering, University of Tabriz)
  • Received : 2009.05.04
  • Published : 2010.05.20


The general function of a multilevel converter is to synthesize a desired output voltage from several levels of dc voltages as inputs. In order to increase the steps in the output voltage, a new topology is recommended in [1], which benefits from a series connection of sub-multilevel converters. In the procedure described in this reference, despite all the advantages, it is not possible to produce all the steps (odd and even) in the output. In addition, for producing an output voltage with a constant number of steps, there are different configurations with a different number of components. In this paper, the optimal structures for this topology are investigated for various objectives such as minimum number of switches and dc voltage sources and minimum standing voltage on the switches for producing the maximum output voltage steps. Two new algorithms for determining the dc voltage sources magnitudes have been proposed. Finally, in order to verify the theoretical issues, simulation and experimental results for a 49-level converter with a maximum output voltage of 200V are presented.



  1. E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," Elsevier Journal of Electric Power System Research, Vol. 77, No. 8, pp. 1073-1085, Jun. 2007.
  2. R. H. Baker and L. H. Bannister, "Electric power converter," U.S. Patent, 3 867 643, Feb. 1975.
  3. R. H. Baker, "High-voltage converter circuit," U.S. Patent, 04 203 151, May 1980.
  4. S. Khomfoi and L. M. Tolbert, Multilevel power converters, Power electronics handbook, Elsevier, ISBN 978-0-12-088479-7, 2nd edn., Chapter 17, pp. 451-482, 2007.
  5. A. Nabae, I. Takahashi and H. Akagi, "A new neutral-point clamped PWM inverter," in Proceeding of IAS, pp. 761-766, 1980.
  6. T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage source inverters," in Proceeding of PESC, Vol. 1, pp. 397-403, 1992.
  7. S. Ogasawara, J. Takagali, H. Akagi and A. Nabae, "A novel control scheme of a parallel current-controlled PWM inverter," IEEE Trans. Ind. Appl., Vol. 28, No. 5, pp. 1023-1030, Sep./Oct. 1992.
  8. F. Ueda, M. Asao and K. Tsuboi, "Parallel-connections of pulsewidth modulated inverters using current sharing reactors," IEEE Trans. Power Electron., Nol. 10, No. 6, pp. 673-679, Nov. 1995.
  9. M. R. Baiju, K. Gopakumar, K. K. Mohapatra, V. T. Somasekhar and L. Umannand, "A high resolution multilevel voltage space phasor generation for an open-end winding induction motor drive," European Power Electronics and Drive Journal, Vol. 13, No. 4, pp. 29-37, Sep./Oct./Nov. 2003.
  10. H. Stemmler and P. Guggenbach, "Configurations of high-power voltage source inverters drives," in Proceeding of European Conference on Power Electronics and Applications, Vol. 5, pp. 7-14, 1993.
  11. K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, "Control of cascaded multi-level inverters," IEEE Trans. Power Electron., Vol. 19, No. 3, pp. 732-738, May 2004.
  12. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., Vol. 54, No. 2, pp. 1092-1104, Apr. 2007.
  13. J. Rodriguez, J. Lai and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724-738, Aug. 2002.
  14. M. Manjrekar, P. K. Steimer and T. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," IEEE Trans. Ind. Appl., Vol. 36, No. 3, pp. 834-841, May/Jun. 2000.
  15. Z. Du, L. M. Tolbert, J. N. Chiasson and B. Ozpineci, "A cascade multilevel inverter using a single dc power source," in Proceeding of APEC, pp. 426-430, 2006.
  16. R. Teichmann, K. O. Brian and S. Bernet, "Comparison of multilevel ARCP topologies," in Proceeding of Int. Power Electronics Conf., pp. 2035-2040, 2000.
  17. B. M. Song and J. S. Lai, "A multilevel soft-switching inverter with inductor coupling," IEEE Trans. Ind. Appl., Vol. 37, pp. 628-636, Mar./Apr. 2001.
  18. E. Babaei, M. Tarafdar Haque and S. H. Hosseini, "A novel structure for multilevel converters," in Proceeding of Eighth International Conference on Electrical Machines and Systems, Vol. 2, pp. 1278-1283, 2005.
  19. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., Vol. 54, No. 6, pp. 2930-2945, Dec. 2007.
  20. E. Babaei, "A cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008.
  21. C. Klumpner and F. Blaabjerg, "Using reverse blocking IGBTs in power converters for adjustable speed drives," IEEE Trans. Ind. Appl., Vol. 42, No. 3, pp. 807-816, May/Jun. 2006.
  22. J. Faiz and B. Siahkolah, "New solid-state onload tap-changers topology for distribution transformers," IEEE Trans. Power Del., Vol. 18, No. 1, pp. 136-141, Jan. 2003.
  23. M. G. Hosseini Aghdam, S. H. Fathi, G. B. Gharehpetian, "A novel switching algorithm to balance conduction losses in power semiconductor devices of full-bridge inverters," European Transactions on Electrical Power, Vol. 18, No. 7, pp. 694-708, Oct. 2008.
  24. S. Lu, K. A. Corzine and T. K. Fikse, "Advanced control of cascaded multilevel drives based on P-Q theory," in Proceeding of EMDC, pp. 1415-1422, 2005.
  25. Z. Du, L. M. Tolbert and J. N. Chiasson, "Active harmonic elimination for multilevel converters," IEEE Trans. Power. Electron., Vol. 21, No. 2, pp. 459-469, Mar. 2006.
  26. S. Tuncer and Y. Tatar, "A new approach for selecting the switching states of SVPWM algorithm in multilevel inverter," European Transactions on Electrical Power, Vol. 17, No. 1, pp. 81-85, Jan./Feb. 2007.
  27. O. Lopez, J. Alvarez, J. Doval-Gandoy and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," IEEE Trans. Ind. Electron., Vol. 55, No. 5, pp. 1933-1942, May 2008.

Cited by

  1. Investigation on hybrid cascaded multilevel inverter with reduced dc sources vol.26, 2013,
  2. Symmetric and asymmetric multilevel inverter topologies with reduced switching devices vol.86, 2012,
  3. Optimum Structures of Proposed New Cascaded Multilevel Inverter With Reduced Number of Components vol.62, pp.11, 2015,
  4. A new multilevel voltage source inverter configuration with minimum number of circuit elements vol.24, pp.4, 2017,
  5. Control Strategy of MMC-HVDC under Unbalanced Grid Voltage Conditions vol.15, pp.6, 2015,
  6. Improved configuration for symmetric and asymmetric multilevel inverters with reduced number of circuit devices 2017,
  7. Hybrid topology of symmetrical multilevel inverter using less number of devices vol.8, pp.11, 2015,
  8. A New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches vol.14, pp.4, 2014,
  9. A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters vol.28, pp.2, 2013,
  10. Design and Implementation of a New Multilevel Inverter Topology vol.59, pp.11, 2012,
  11. Improved Configuration of Multilevel Inverter with Reduced Semiconductor Devices vol.45, pp.3, 2017,
  12. Improvement of the Performance of the Cascaded Multilevel Inverters Using Power Cells with Two Series Legs vol.13, pp.2, 2013,
  13. Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters vol.11, pp.6, 2011,
  14. Carrierless pulse width modulation strategy for multilevel inverters vol.8, pp.10, 2015,
  15. Investigation on stacked cascade multilevel inverter by employing single-phase transformers vol.19, pp.2, 2016,
  16. Asymmetric Cascaded Multi-level Inverter: A Solution to Obtain High Number of Voltage Levels vol.8, pp.2, 2013,
  17. Reduction of Circuit Devices in Developed Symmetrical/Asymmetrical Multilevel Converters vol.25, pp.04, 2016,
  18. A new topology for multilevel inverter considering its optimal structures vol.103, 2013,
  19. Hybrid Multilevel Inverter Using Switched Capacitor Units vol.61, pp.9, 2014,
  20. Control Strategies for Multilevel APFs Based on the Windowed-FFT and Resonant Controllers vol.12, pp.3, 2012,
  21. A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications vol.76, 2017,
  22. A New Family of Cascaded Transformer Six Switches Sub-Multilevel Inverter with Several Advantages vol.8, pp.5, 2013,
  23. Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units vol.61, pp.12, 2014,
  24. An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter With Lower Number of Circuit Devices vol.62, pp.11, 2015,
  25. Transformerless Three-Level DC-DC Buck Converter with a High Step-Down Conversion Ratio vol.13, pp.1, 2013,
  26. Modified Multilevel Inverters Using Series and Parallel Connection of DC Voltage Sources vol.39, pp.4, 2014,
  27. Performance Evaluation of Carrier Based PWM Techniques for Hybrid Multilevel Inverters with Reduced Number of Components vol.117, 2017,
  28. Digital control strategy for solar photovoltaic fed inverter to improve power quality vol.6, pp.1, 2014,
  29. Improvement of Multilevel Inverters Topology Using Series and Parallel Connections of DC Voltage Sources vol.39, pp.2, 2014,
  30. Experimental Validation of a Cascaded Single Phase H-Bridge Inverter with a Simplified Switching Algorithm vol.14, pp.3, 2014,
  31. Modelling and analysis of modular multilevel converter for solar photovoltaic applications to improve power quality vol.9, pp.1, 2015,
  32. A New General Multilevel Converter Topology Based on Cascaded Connection of Submultilevel Units With Reduced Switching Components, DC Sources, and Blocked Voltage by Switches vol.63, pp.11, 2016,
  33. Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter vol.14, pp.1, 2014,
  34. Multilevel Inverter for Hybrid Energy Generation System vol.622, pp.1662-7482, 2014,
  35. Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low-order harmonics of odd-nary cascaded transformers-based multilevel inverter pp.01704214, 2018,
  36. Design and simulation of Cascaded and Hybrid Multilevel Inverter with reduced number of semiconductor switches pp.2162-8246, 2019,
  37. A developed single-phase cascaded multilevel inverter with reduced number of circuit devices vol.40, pp.3, 2019,